smiapp-quirk.c 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. /*
  2. * drivers/media/video/smiapp/smiapp-quirk.c
  3. *
  4. * Generic driver for SMIA/SMIA++ compliant camera modules
  5. *
  6. * Copyright (C) 2011--2012 Nokia Corporation
  7. * Contact: Sakari Ailus <sakari.ailus@maxwell.research.nokia.com>
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * version 2 as published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  16. * General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  21. * 02110-1301 USA
  22. *
  23. */
  24. #include <linux/delay.h>
  25. #include "smiapp.h"
  26. static int smiapp_write_8(struct smiapp_sensor *sensor, u16 reg, u8 val)
  27. {
  28. struct i2c_client *client = v4l2_get_subdevdata(&sensor->src->sd);
  29. return smiapp_write(client, (SMIA_REG_8BIT << 16) | reg, val);
  30. }
  31. static int smiapp_write_8s(struct smiapp_sensor *sensor,
  32. struct smiapp_reg_8 *regs, int len)
  33. {
  34. struct i2c_client *client = v4l2_get_subdevdata(&sensor->src->sd);
  35. int rval;
  36. for (; len > 0; len--, regs++) {
  37. rval = smiapp_write_8(sensor, regs->reg, regs->val);
  38. if (rval < 0) {
  39. dev_err(&client->dev,
  40. "error %d writing reg 0x%4.4x, val 0x%2.2x",
  41. rval, regs->reg, regs->val);
  42. return rval;
  43. }
  44. }
  45. return 0;
  46. }
  47. void smiapp_replace_limit(struct smiapp_sensor *sensor,
  48. u32 limit, u32 val)
  49. {
  50. struct i2c_client *client = v4l2_get_subdevdata(&sensor->src->sd);
  51. dev_dbg(&client->dev, "quirk: 0x%8.8x \"%s\" = %d, 0x%x\n",
  52. smiapp_reg_limits[limit].addr,
  53. smiapp_reg_limits[limit].what, val, val);
  54. sensor->limits[limit] = val;
  55. }
  56. int smiapp_replace_limit_at(struct smiapp_sensor *sensor,
  57. u32 reg, u32 val)
  58. {
  59. struct i2c_client *client = v4l2_get_subdevdata(&sensor->src->sd);
  60. int i;
  61. for (i = 0; smiapp_reg_limits[i].addr; i++) {
  62. if ((smiapp_reg_limits[i].addr & 0xffff) != reg)
  63. continue;
  64. smiapp_replace_limit(sensor, i, val);
  65. return 0;
  66. }
  67. dev_dbg(&client->dev, "quirk: bad register 0x%4.4x\n", reg);
  68. return -EINVAL;
  69. }
  70. static int jt8ew9_limits(struct smiapp_sensor *sensor)
  71. {
  72. if (sensor->minfo.revision_number_major < 0x03)
  73. sensor->frame_skip = 1;
  74. /* Below 24 gain doesn't have effect at all, */
  75. /* but ~59 is needed for full dynamic range */
  76. smiapp_replace_limit(sensor, SMIAPP_LIMIT_ANALOGUE_GAIN_CODE_MIN, 59);
  77. smiapp_replace_limit(
  78. sensor, SMIAPP_LIMIT_ANALOGUE_GAIN_CODE_MAX, 6000);
  79. return 0;
  80. }
  81. static int jt8ew9_post_poweron(struct smiapp_sensor *sensor)
  82. {
  83. struct smiapp_reg_8 regs[] = {
  84. { 0x30a3, 0xd8 }, /* Output port control : LVDS ports only */
  85. { 0x30ae, 0x00 }, /* 0x0307 pll_multiplier maximum value on PLL input 9.6MHz ( 19.2MHz is divided on pre_pll_div) */
  86. { 0x30af, 0xd0 }, /* 0x0307 pll_multiplier maximum value on PLL input 9.6MHz ( 19.2MHz is divided on pre_pll_div) */
  87. { 0x322d, 0x04 }, /* Adjusting Processing Image Size to Scaler Toshiba Recommendation Setting */
  88. { 0x3255, 0x0f }, /* Horizontal Noise Reduction Control Toshiba Recommendation Setting */
  89. { 0x3256, 0x15 }, /* Horizontal Noise Reduction Control Toshiba Recommendation Setting */
  90. { 0x3258, 0x70 }, /* Analog Gain Control Toshiba Recommendation Setting */
  91. { 0x3259, 0x70 }, /* Analog Gain Control Toshiba Recommendation Setting */
  92. { 0x325f, 0x7c }, /* Analog Gain Control Toshiba Recommendation Setting */
  93. { 0x3302, 0x06 }, /* Pixel Reference Voltage Control Toshiba Recommendation Setting */
  94. { 0x3304, 0x00 }, /* Pixel Reference Voltage Control Toshiba Recommendation Setting */
  95. { 0x3307, 0x22 }, /* Pixel Reference Voltage Control Toshiba Recommendation Setting */
  96. { 0x3308, 0x8d }, /* Pixel Reference Voltage Control Toshiba Recommendation Setting */
  97. { 0x331e, 0x0f }, /* Black Hole Sun Correction Control Toshiba Recommendation Setting */
  98. { 0x3320, 0x30 }, /* Black Hole Sun Correction Control Toshiba Recommendation Setting */
  99. { 0x3321, 0x11 }, /* Black Hole Sun Correction Control Toshiba Recommendation Setting */
  100. { 0x3322, 0x98 }, /* Black Hole Sun Correction Control Toshiba Recommendation Setting */
  101. { 0x3323, 0x64 }, /* Black Hole Sun Correction Control Toshiba Recommendation Setting */
  102. { 0x3325, 0x83 }, /* Read Out Timing Control Toshiba Recommendation Setting */
  103. { 0x3330, 0x18 }, /* Read Out Timing Control Toshiba Recommendation Setting */
  104. { 0x333c, 0x01 }, /* Read Out Timing Control Toshiba Recommendation Setting */
  105. { 0x3345, 0x2f }, /* Black Hole Sun Correction Control Toshiba Recommendation Setting */
  106. { 0x33de, 0x38 }, /* Horizontal Noise Reduction Control Toshiba Recommendation Setting */
  107. /* Taken from v03. No idea what the rest are. */
  108. { 0x32e0, 0x05 },
  109. { 0x32e1, 0x05 },
  110. { 0x32e2, 0x04 },
  111. { 0x32e5, 0x04 },
  112. { 0x32e6, 0x04 },
  113. };
  114. return smiapp_write_8s(sensor, regs, ARRAY_SIZE(regs));
  115. }
  116. const struct smiapp_quirk smiapp_jt8ew9_quirk = {
  117. .limits = jt8ew9_limits,
  118. .post_poweron = jt8ew9_post_poweron,
  119. };
  120. static int imx125es_post_poweron(struct smiapp_sensor *sensor)
  121. {
  122. /* Taken from v02. No idea what the other two are. */
  123. struct smiapp_reg_8 regs[] = {
  124. /*
  125. * 0x3302: clk during frame blanking:
  126. * 0x00 - HS mode, 0x01 - LP11
  127. */
  128. { 0x3302, 0x01 },
  129. { 0x302d, 0x00 },
  130. { 0x3b08, 0x8c },
  131. };
  132. return smiapp_write_8s(sensor, regs, ARRAY_SIZE(regs));
  133. }
  134. const struct smiapp_quirk smiapp_imx125es_quirk = {
  135. .post_poweron = imx125es_post_poweron,
  136. };
  137. static int jt8ev1_limits(struct smiapp_sensor *sensor)
  138. {
  139. smiapp_replace_limit(sensor, SMIAPP_LIMIT_X_ADDR_MAX, 4271);
  140. smiapp_replace_limit(sensor,
  141. SMIAPP_LIMIT_MIN_LINE_BLANKING_PCK_BIN, 184);
  142. return 0;
  143. }
  144. static int jt8ev1_post_poweron(struct smiapp_sensor *sensor)
  145. {
  146. struct i2c_client *client = v4l2_get_subdevdata(&sensor->src->sd);
  147. int rval;
  148. struct smiapp_reg_8 regs[] = {
  149. { 0x3031, 0xcd }, /* For digital binning (EQ_MONI) */
  150. { 0x30a3, 0xd0 }, /* FLASH STROBE enable */
  151. { 0x3237, 0x00 }, /* For control of pulse timing for ADC */
  152. { 0x3238, 0x43 },
  153. { 0x3301, 0x06 }, /* For analog bias for sensor */
  154. { 0x3302, 0x06 },
  155. { 0x3304, 0x00 },
  156. { 0x3305, 0x88 },
  157. { 0x332a, 0x14 },
  158. { 0x332c, 0x6b },
  159. { 0x3336, 0x01 },
  160. { 0x333f, 0x1f },
  161. { 0x3355, 0x00 },
  162. { 0x3356, 0x20 },
  163. { 0x33bf, 0x20 }, /* Adjust the FBC speed */
  164. { 0x33c9, 0x20 },
  165. { 0x33ce, 0x30 }, /* Adjust the parameter for logic function */
  166. { 0x33cf, 0xec }, /* For Black sun */
  167. { 0x3328, 0x80 }, /* Ugh. No idea what's this. */
  168. };
  169. struct smiapp_reg_8 regs_96[] = {
  170. { 0x30ae, 0x00 }, /* For control of ADC clock */
  171. { 0x30af, 0xd0 },
  172. { 0x30b0, 0x01 },
  173. };
  174. rval = smiapp_write_8s(sensor, regs, ARRAY_SIZE(regs));
  175. if (rval < 0)
  176. return rval;
  177. switch (sensor->platform_data->ext_clk) {
  178. case 9600000:
  179. return smiapp_write_8s(sensor, regs_96,
  180. ARRAY_SIZE(regs_96));
  181. default:
  182. dev_warn(&client->dev, "no MSRs for %d Hz ext_clk\n",
  183. sensor->platform_data->ext_clk);
  184. return 0;
  185. }
  186. }
  187. static int jt8ev1_pre_streamon(struct smiapp_sensor *sensor)
  188. {
  189. return smiapp_write_8(sensor, 0x3328, 0x00);
  190. }
  191. static int jt8ev1_post_streamoff(struct smiapp_sensor *sensor)
  192. {
  193. int rval;
  194. /* Workaround: allows fast standby to work properly */
  195. rval = smiapp_write_8(sensor, 0x3205, 0x04);
  196. if (rval < 0)
  197. return rval;
  198. /* Wait for 1 ms + one line => 2 ms is likely enough */
  199. usleep_range(2000, 2000);
  200. /* Restore it */
  201. rval = smiapp_write_8(sensor, 0x3205, 0x00);
  202. if (rval < 0)
  203. return rval;
  204. return smiapp_write_8(sensor, 0x3328, 0x80);
  205. }
  206. const struct smiapp_quirk smiapp_jt8ev1_quirk = {
  207. .limits = jt8ev1_limits,
  208. .post_poweron = jt8ev1_post_poweron,
  209. .pre_streamon = jt8ev1_pre_streamon,
  210. .post_streamoff = jt8ev1_post_streamoff,
  211. .flags = SMIAPP_QUIRK_FLAG_OP_PIX_CLOCK_PER_LANE,
  212. };
  213. static int tcm8500md_limits(struct smiapp_sensor *sensor)
  214. {
  215. smiapp_replace_limit(sensor, SMIAPP_LIMIT_MIN_PLL_IP_FREQ_HZ, 2700000);
  216. return 0;
  217. }
  218. const struct smiapp_quirk smiapp_tcm8500md_quirk = {
  219. .limits = tcm8500md_limits,
  220. };