perf.h 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188
  1. #ifndef _PERF_PERF_H
  2. #define _PERF_PERF_H
  3. struct winsize;
  4. void get_term_dimensions(struct winsize *ws);
  5. #if defined(__i386__)
  6. #include "../../arch/x86/include/asm/unistd.h"
  7. #define rmb() asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
  8. #define cpu_relax() asm volatile("rep; nop" ::: "memory");
  9. #define CPUINFO_PROC "model name"
  10. #endif
  11. #if defined(__x86_64__)
  12. #include "../../arch/x86/include/asm/unistd.h"
  13. #define rmb() asm volatile("lfence" ::: "memory")
  14. #define cpu_relax() asm volatile("rep; nop" ::: "memory");
  15. #define CPUINFO_PROC "model name"
  16. #endif
  17. #ifdef __powerpc__
  18. #include "../../arch/powerpc/include/asm/unistd.h"
  19. #define rmb() asm volatile ("sync" ::: "memory")
  20. #define cpu_relax() asm volatile ("" ::: "memory");
  21. #define CPUINFO_PROC "cpu"
  22. #endif
  23. #ifdef __s390__
  24. #include "../../arch/s390/include/asm/unistd.h"
  25. #define rmb() asm volatile("bcr 15,0" ::: "memory")
  26. #define cpu_relax() asm volatile("" ::: "memory");
  27. #endif
  28. #ifdef __sh__
  29. #include "../../arch/sh/include/asm/unistd.h"
  30. #if defined(__SH4A__) || defined(__SH5__)
  31. # define rmb() asm volatile("synco" ::: "memory")
  32. #else
  33. # define rmb() asm volatile("" ::: "memory")
  34. #endif
  35. #define cpu_relax() asm volatile("" ::: "memory")
  36. #define CPUINFO_PROC "cpu type"
  37. #endif
  38. #ifdef __hppa__
  39. #include "../../arch/parisc/include/asm/unistd.h"
  40. #define rmb() asm volatile("" ::: "memory")
  41. #define cpu_relax() asm volatile("" ::: "memory");
  42. #define CPUINFO_PROC "cpu"
  43. #endif
  44. #ifdef __sparc__
  45. #include "../../arch/sparc/include/asm/unistd.h"
  46. #define rmb() asm volatile("":::"memory")
  47. #define cpu_relax() asm volatile("":::"memory")
  48. #define CPUINFO_PROC "cpu"
  49. #endif
  50. #ifdef __alpha__
  51. #include "../../arch/alpha/include/asm/unistd.h"
  52. #define rmb() asm volatile("mb" ::: "memory")
  53. #define cpu_relax() asm volatile("" ::: "memory")
  54. #define CPUINFO_PROC "cpu model"
  55. #endif
  56. #ifdef __ia64__
  57. #include "../../arch/ia64/include/asm/unistd.h"
  58. #define rmb() asm volatile ("mf" ::: "memory")
  59. #define cpu_relax() asm volatile ("hint @pause" ::: "memory")
  60. #define CPUINFO_PROC "model name"
  61. #endif
  62. #ifdef __arm__
  63. #include "../../arch/arm/include/asm/unistd.h"
  64. /*
  65. * Use the __kuser_memory_barrier helper in the CPU helper page. See
  66. * arch/arm/kernel/entry-armv.S in the kernel source for details.
  67. */
  68. #define rmb() ((void(*)(void))0xffff0fa0)()
  69. #define cpu_relax() asm volatile("":::"memory")
  70. #define CPUINFO_PROC "Processor"
  71. #endif
  72. #ifdef __mips__
  73. #include "../../arch/mips/include/asm/unistd.h"
  74. #define rmb() asm volatile( \
  75. ".set mips2\n\t" \
  76. "sync\n\t" \
  77. ".set mips0" \
  78. : /* no output */ \
  79. : /* no input */ \
  80. : "memory")
  81. #define cpu_relax() asm volatile("" ::: "memory")
  82. #define CPUINFO_PROC "cpu model"
  83. #endif
  84. #include <time.h>
  85. #include <unistd.h>
  86. #include <sys/types.h>
  87. #include <sys/syscall.h>
  88. #include "../../include/linux/perf_event.h"
  89. #include "util/types.h"
  90. #include <stdbool.h>
  91. struct perf_mmap {
  92. void *base;
  93. int mask;
  94. unsigned int prev;
  95. };
  96. static inline unsigned int perf_mmap__read_head(struct perf_mmap *mm)
  97. {
  98. struct perf_event_mmap_page *pc = mm->base;
  99. int head = pc->data_head;
  100. rmb();
  101. return head;
  102. }
  103. static inline void perf_mmap__write_tail(struct perf_mmap *md,
  104. unsigned long tail)
  105. {
  106. struct perf_event_mmap_page *pc = md->base;
  107. /*
  108. * ensure all reads are done before we write the tail out.
  109. */
  110. /* mb(); */
  111. pc->data_tail = tail;
  112. }
  113. /*
  114. * prctl(PR_TASK_PERF_EVENTS_DISABLE) will (cheaply) disable all
  115. * counters in the current task.
  116. */
  117. #define PR_TASK_PERF_EVENTS_DISABLE 31
  118. #define PR_TASK_PERF_EVENTS_ENABLE 32
  119. #ifndef NSEC_PER_SEC
  120. # define NSEC_PER_SEC 1000000000ULL
  121. #endif
  122. static inline unsigned long long rdclock(void)
  123. {
  124. struct timespec ts;
  125. clock_gettime(CLOCK_MONOTONIC, &ts);
  126. return ts.tv_sec * 1000000000ULL + ts.tv_nsec;
  127. }
  128. /*
  129. * Pick up some kernel type conventions:
  130. */
  131. #define __user
  132. #define asmlinkage
  133. #define unlikely(x) __builtin_expect(!!(x), 0)
  134. #define min(x, y) ({ \
  135. typeof(x) _min1 = (x); \
  136. typeof(y) _min2 = (y); \
  137. (void) (&_min1 == &_min2); \
  138. _min1 < _min2 ? _min1 : _min2; })
  139. static inline int
  140. sys_perf_event_open(struct perf_event_attr *attr,
  141. pid_t pid, int cpu, int group_fd,
  142. unsigned long flags)
  143. {
  144. attr->size = sizeof(*attr);
  145. return syscall(__NR_perf_event_open, attr, pid, cpu,
  146. group_fd, flags);
  147. }
  148. #define MAX_COUNTERS 256
  149. #define MAX_NR_CPUS 256
  150. struct ip_callchain {
  151. u64 nr;
  152. u64 ips[0];
  153. };
  154. extern bool perf_host, perf_guest;
  155. extern const char perf_version_string[];
  156. void pthread__unblock_sigwinch(void);
  157. #endif