sh_mobile_meram.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697
  1. /*
  2. * SuperH Mobile MERAM Driver for SuperH Mobile LCDC Driver
  3. *
  4. * Copyright (c) 2011 Damian Hobson-Garcia <dhobsong@igel.co.jp>
  5. * Takanari Hayama <taki@igel.co.jp>
  6. *
  7. * This file is subject to the terms and conditions of the GNU General Public
  8. * License. See the file "COPYING" in the main directory of this archive
  9. * for more details.
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/module.h>
  13. #include <linux/device.h>
  14. #include <linux/pm_runtime.h>
  15. #include <linux/io.h>
  16. #include <linux/slab.h>
  17. #include <linux/platform_device.h>
  18. #include <video/sh_mobile_meram.h>
  19. /* meram registers */
  20. #define MEVCR1 0x4
  21. #define MEVCR1_RST (1 << 31)
  22. #define MEVCR1_WD (1 << 30)
  23. #define MEVCR1_AMD1 (1 << 29)
  24. #define MEVCR1_AMD0 (1 << 28)
  25. #define MEQSEL1 0x40
  26. #define MEQSEL2 0x44
  27. #define MExxCTL 0x400
  28. #define MExxCTL_BV (1 << 31)
  29. #define MExxCTL_BSZ_SHIFT 28
  30. #define MExxCTL_MSAR_MASK (0x7ff << MExxCTL_MSAR_SHIFT)
  31. #define MExxCTL_MSAR_SHIFT 16
  32. #define MExxCTL_NXT_MASK (0x1f << MExxCTL_NXT_SHIFT)
  33. #define MExxCTL_NXT_SHIFT 11
  34. #define MExxCTL_WD1 (1 << 10)
  35. #define MExxCTL_WD0 (1 << 9)
  36. #define MExxCTL_WS (1 << 8)
  37. #define MExxCTL_CB (1 << 7)
  38. #define MExxCTL_WBF (1 << 6)
  39. #define MExxCTL_WF (1 << 5)
  40. #define MExxCTL_RF (1 << 4)
  41. #define MExxCTL_CM (1 << 3)
  42. #define MExxCTL_MD_READ (1 << 0)
  43. #define MExxCTL_MD_WRITE (2 << 0)
  44. #define MExxCTL_MD_ICB_WB (3 << 0)
  45. #define MExxCTL_MD_ICB (4 << 0)
  46. #define MExxCTL_MD_FB (7 << 0)
  47. #define MExxCTL_MD_MASK (7 << 0)
  48. #define MExxBSIZE 0x404
  49. #define MExxBSIZE_RCNT_SHIFT 28
  50. #define MExxBSIZE_YSZM1_SHIFT 16
  51. #define MExxBSIZE_XSZM1_SHIFT 0
  52. #define MExxMNCF 0x408
  53. #define MExxMNCF_KWBNM_SHIFT 28
  54. #define MExxMNCF_KRBNM_SHIFT 24
  55. #define MExxMNCF_BNM_SHIFT 16
  56. #define MExxMNCF_XBV (1 << 15)
  57. #define MExxMNCF_CPL_YCBCR444 (1 << 12)
  58. #define MExxMNCF_CPL_YCBCR420 (2 << 12)
  59. #define MExxMNCF_CPL_YCBCR422 (3 << 12)
  60. #define MExxMNCF_CPL_MSK (3 << 12)
  61. #define MExxMNCF_BL (1 << 2)
  62. #define MExxMNCF_LNM_SHIFT 0
  63. #define MExxSARA 0x410
  64. #define MExxSARB 0x414
  65. #define MExxSBSIZE 0x418
  66. #define MExxSBSIZE_HDV (1 << 31)
  67. #define MExxSBSIZE_HSZ16 (0 << 28)
  68. #define MExxSBSIZE_HSZ32 (1 << 28)
  69. #define MExxSBSIZE_HSZ64 (2 << 28)
  70. #define MExxSBSIZE_HSZ128 (3 << 28)
  71. #define MExxSBSIZE_SBSIZZ_SHIFT 0
  72. #define MERAM_MExxCTL_VAL(next, addr) \
  73. ((((next) << MExxCTL_NXT_SHIFT) & MExxCTL_NXT_MASK) | \
  74. (((addr) << MExxCTL_MSAR_SHIFT) & MExxCTL_MSAR_MASK))
  75. #define MERAM_MExxBSIZE_VAL(rcnt, yszm1, xszm1) \
  76. (((rcnt) << MExxBSIZE_RCNT_SHIFT) | \
  77. ((yszm1) << MExxBSIZE_YSZM1_SHIFT) | \
  78. ((xszm1) << MExxBSIZE_XSZM1_SHIFT))
  79. #define SH_MOBILE_MERAM_ICB_NUM 32
  80. static unsigned long common_regs[] = {
  81. MEVCR1,
  82. MEQSEL1,
  83. MEQSEL2,
  84. };
  85. #define CMN_REGS_SIZE ARRAY_SIZE(common_regs)
  86. static unsigned long icb_regs[] = {
  87. MExxCTL,
  88. MExxBSIZE,
  89. MExxMNCF,
  90. MExxSARA,
  91. MExxSARB,
  92. MExxSBSIZE,
  93. };
  94. #define ICB_REGS_SIZE ARRAY_SIZE(icb_regs)
  95. struct sh_mobile_meram_priv {
  96. void __iomem *base;
  97. struct mutex lock;
  98. unsigned long used_icb;
  99. int used_meram_cache_regions;
  100. unsigned long used_meram_cache[SH_MOBILE_MERAM_ICB_NUM];
  101. unsigned long cmn_saved_regs[CMN_REGS_SIZE];
  102. unsigned long icb_saved_regs[ICB_REGS_SIZE * SH_MOBILE_MERAM_ICB_NUM];
  103. };
  104. /* settings */
  105. #define MERAM_SEC_LINE 15
  106. #define MERAM_LINE_WIDTH 2048
  107. /*
  108. * MERAM/ICB access functions
  109. */
  110. #define MERAM_ICB_OFFSET(base, idx, off) ((base) + (off) + (idx) * 0x20)
  111. static inline void meram_write_icb(void __iomem *base, int idx, int off,
  112. unsigned long val)
  113. {
  114. iowrite32(val, MERAM_ICB_OFFSET(base, idx, off));
  115. }
  116. static inline unsigned long meram_read_icb(void __iomem *base, int idx, int off)
  117. {
  118. return ioread32(MERAM_ICB_OFFSET(base, idx, off));
  119. }
  120. static inline void meram_write_reg(void __iomem *base, int off,
  121. unsigned long val)
  122. {
  123. iowrite32(val, base + off);
  124. }
  125. static inline unsigned long meram_read_reg(void __iomem *base, int off)
  126. {
  127. return ioread32(base + off);
  128. }
  129. /*
  130. * register ICB
  131. */
  132. #define MERAM_CACHE_START(p) ((p) >> 16)
  133. #define MERAM_CACHE_END(p) ((p) & 0xffff)
  134. #define MERAM_CACHE_SET(o, s) ((((o) & 0xffff) << 16) | \
  135. (((o) + (s) - 1) & 0xffff))
  136. /*
  137. * check if there's no overlaps in MERAM allocation.
  138. */
  139. static inline int meram_check_overlap(struct sh_mobile_meram_priv *priv,
  140. struct sh_mobile_meram_icb *new)
  141. {
  142. int i;
  143. int used_start, used_end, meram_start, meram_end;
  144. /* valid ICB? */
  145. if (new->marker_icb & ~0x1f || new->cache_icb & ~0x1f)
  146. return 1;
  147. if (test_bit(new->marker_icb, &priv->used_icb) ||
  148. test_bit(new->cache_icb, &priv->used_icb))
  149. return 1;
  150. for (i = 0; i < priv->used_meram_cache_regions; i++) {
  151. used_start = MERAM_CACHE_START(priv->used_meram_cache[i]);
  152. used_end = MERAM_CACHE_END(priv->used_meram_cache[i]);
  153. meram_start = new->meram_offset;
  154. meram_end = new->meram_offset + new->meram_size;
  155. if ((meram_start >= used_start && meram_start < used_end) ||
  156. (meram_end > used_start && meram_end < used_end))
  157. return 1;
  158. }
  159. return 0;
  160. }
  161. /*
  162. * mark the specified ICB as used
  163. */
  164. static inline void meram_mark(struct sh_mobile_meram_priv *priv,
  165. struct sh_mobile_meram_icb *new)
  166. {
  167. int n;
  168. if (new->marker_icb < 0 || new->cache_icb < 0)
  169. return;
  170. __set_bit(new->marker_icb, &priv->used_icb);
  171. __set_bit(new->cache_icb, &priv->used_icb);
  172. n = priv->used_meram_cache_regions;
  173. priv->used_meram_cache[n] = MERAM_CACHE_SET(new->meram_offset,
  174. new->meram_size);
  175. priv->used_meram_cache_regions++;
  176. }
  177. /*
  178. * unmark the specified ICB as used
  179. */
  180. static inline void meram_unmark(struct sh_mobile_meram_priv *priv,
  181. struct sh_mobile_meram_icb *icb)
  182. {
  183. int i;
  184. unsigned long pattern;
  185. if (icb->marker_icb < 0 || icb->cache_icb < 0)
  186. return;
  187. __clear_bit(icb->marker_icb, &priv->used_icb);
  188. __clear_bit(icb->cache_icb, &priv->used_icb);
  189. pattern = MERAM_CACHE_SET(icb->meram_offset, icb->meram_size);
  190. for (i = 0; i < priv->used_meram_cache_regions; i++) {
  191. if (priv->used_meram_cache[i] == pattern) {
  192. while (i < priv->used_meram_cache_regions - 1) {
  193. priv->used_meram_cache[i] =
  194. priv->used_meram_cache[i + 1] ;
  195. i++;
  196. }
  197. priv->used_meram_cache[i] = 0;
  198. priv->used_meram_cache_regions--;
  199. break;
  200. }
  201. }
  202. }
  203. /*
  204. * is this a YCbCr(NV12, NV16 or NV24) colorspace
  205. */
  206. static inline int is_nvcolor(int cspace)
  207. {
  208. if (cspace == SH_MOBILE_MERAM_PF_NV ||
  209. cspace == SH_MOBILE_MERAM_PF_NV24)
  210. return 1;
  211. return 0;
  212. }
  213. /*
  214. * set the next address to fetch
  215. */
  216. static inline void meram_set_next_addr(struct sh_mobile_meram_priv *priv,
  217. struct sh_mobile_meram_cfg *cfg,
  218. unsigned long base_addr_y,
  219. unsigned long base_addr_c)
  220. {
  221. unsigned long target;
  222. target = (cfg->current_reg) ? MExxSARA : MExxSARB;
  223. cfg->current_reg ^= 1;
  224. /* set the next address to fetch */
  225. meram_write_icb(priv->base, cfg->icb[0].cache_icb, target,
  226. base_addr_y);
  227. meram_write_icb(priv->base, cfg->icb[0].marker_icb, target,
  228. base_addr_y + cfg->icb[0].cache_unit);
  229. if (is_nvcolor(cfg->pixelformat)) {
  230. meram_write_icb(priv->base, cfg->icb[1].cache_icb, target,
  231. base_addr_c);
  232. meram_write_icb(priv->base, cfg->icb[1].marker_icb, target,
  233. base_addr_c + cfg->icb[1].cache_unit);
  234. }
  235. }
  236. /*
  237. * get the next ICB address
  238. */
  239. static inline void meram_get_next_icb_addr(struct sh_mobile_meram_info *pdata,
  240. struct sh_mobile_meram_cfg *cfg,
  241. unsigned long *icb_addr_y,
  242. unsigned long *icb_addr_c)
  243. {
  244. unsigned long icb_offset;
  245. if (pdata->addr_mode == SH_MOBILE_MERAM_MODE0)
  246. icb_offset = 0x80000000 | (cfg->current_reg << 29);
  247. else
  248. icb_offset = 0xc0000000 | (cfg->current_reg << 23);
  249. *icb_addr_y = icb_offset | (cfg->icb[0].marker_icb << 24);
  250. if (is_nvcolor(cfg->pixelformat))
  251. *icb_addr_c = icb_offset | (cfg->icb[1].marker_icb << 24);
  252. }
  253. #define MERAM_CALC_BYTECOUNT(x, y) \
  254. (((x) * (y) + (MERAM_LINE_WIDTH - 1)) & ~(MERAM_LINE_WIDTH - 1))
  255. /*
  256. * initialize MERAM
  257. */
  258. static int meram_init(struct sh_mobile_meram_priv *priv,
  259. struct sh_mobile_meram_icb *icb,
  260. int xres, int yres, int *out_pitch)
  261. {
  262. unsigned long total_byte_count = MERAM_CALC_BYTECOUNT(xres, yres);
  263. unsigned long bnm;
  264. int lcdc_pitch, xpitch, line_cnt;
  265. int save_lines;
  266. /* adjust pitch to 1024, 2048, 4096 or 8192 */
  267. lcdc_pitch = (xres - 1) | 1023;
  268. lcdc_pitch = lcdc_pitch | (lcdc_pitch >> 1);
  269. lcdc_pitch = lcdc_pitch | (lcdc_pitch >> 2);
  270. lcdc_pitch += 1;
  271. /* derive settings */
  272. if (lcdc_pitch == 8192 && yres >= 1024) {
  273. lcdc_pitch = xpitch = MERAM_LINE_WIDTH;
  274. line_cnt = total_byte_count >> 11;
  275. *out_pitch = xres;
  276. save_lines = (icb->meram_size / 16 / MERAM_SEC_LINE);
  277. save_lines *= MERAM_SEC_LINE;
  278. } else {
  279. xpitch = xres;
  280. line_cnt = yres;
  281. *out_pitch = lcdc_pitch;
  282. save_lines = icb->meram_size / (lcdc_pitch >> 10) / 2;
  283. save_lines &= 0xff;
  284. }
  285. bnm = (save_lines - 1) << 16;
  286. /* TODO: we better to check if we have enough MERAM buffer size */
  287. /* set up ICB */
  288. meram_write_icb(priv->base, icb->cache_icb, MExxBSIZE,
  289. MERAM_MExxBSIZE_VAL(0x0, line_cnt - 1, xpitch - 1));
  290. meram_write_icb(priv->base, icb->marker_icb, MExxBSIZE,
  291. MERAM_MExxBSIZE_VAL(0xf, line_cnt - 1, xpitch - 1));
  292. meram_write_icb(priv->base, icb->cache_icb, MExxMNCF, bnm);
  293. meram_write_icb(priv->base, icb->marker_icb, MExxMNCF, bnm);
  294. meram_write_icb(priv->base, icb->cache_icb, MExxSBSIZE, xpitch);
  295. meram_write_icb(priv->base, icb->marker_icb, MExxSBSIZE, xpitch);
  296. /* save a cache unit size */
  297. icb->cache_unit = xres * save_lines;
  298. /*
  299. * Set MERAM for framebuffer
  300. *
  301. * we also chain the cache_icb and the marker_icb.
  302. * we also split the allocated MERAM buffer between two ICBs.
  303. */
  304. meram_write_icb(priv->base, icb->cache_icb, MExxCTL,
  305. MERAM_MExxCTL_VAL(icb->marker_icb, icb->meram_offset) |
  306. MExxCTL_WD1 | MExxCTL_WD0 | MExxCTL_WS | MExxCTL_CM |
  307. MExxCTL_MD_FB);
  308. meram_write_icb(priv->base, icb->marker_icb, MExxCTL,
  309. MERAM_MExxCTL_VAL(icb->cache_icb, icb->meram_offset +
  310. icb->meram_size / 2) |
  311. MExxCTL_WD1 | MExxCTL_WD0 | MExxCTL_WS | MExxCTL_CM |
  312. MExxCTL_MD_FB);
  313. return 0;
  314. }
  315. static void meram_deinit(struct sh_mobile_meram_priv *priv,
  316. struct sh_mobile_meram_icb *icb)
  317. {
  318. /* disable ICB */
  319. meram_write_icb(priv->base, icb->cache_icb, MExxCTL,
  320. MExxCTL_WBF | MExxCTL_WF | MExxCTL_RF);
  321. meram_write_icb(priv->base, icb->marker_icb, MExxCTL,
  322. MExxCTL_WBF | MExxCTL_WF | MExxCTL_RF);
  323. icb->cache_unit = 0;
  324. }
  325. /*
  326. * register the ICB
  327. */
  328. static int sh_mobile_meram_register(struct sh_mobile_meram_info *pdata,
  329. struct sh_mobile_meram_cfg *cfg,
  330. int xres, int yres, int pixelformat,
  331. unsigned long base_addr_y,
  332. unsigned long base_addr_c,
  333. unsigned long *icb_addr_y,
  334. unsigned long *icb_addr_c,
  335. int *pitch)
  336. {
  337. struct platform_device *pdev;
  338. struct sh_mobile_meram_priv *priv;
  339. int n, out_pitch;
  340. int error = 0;
  341. if (!pdata || !pdata->priv || !pdata->pdev || !cfg)
  342. return -EINVAL;
  343. if (pixelformat != SH_MOBILE_MERAM_PF_NV &&
  344. pixelformat != SH_MOBILE_MERAM_PF_NV24 &&
  345. pixelformat != SH_MOBILE_MERAM_PF_RGB)
  346. return -EINVAL;
  347. priv = pdata->priv;
  348. pdev = pdata->pdev;
  349. dev_dbg(&pdev->dev, "registering %dx%d (%s) (y=%08lx, c=%08lx)",
  350. xres, yres, (!pixelformat) ? "yuv" : "rgb",
  351. base_addr_y, base_addr_c);
  352. /* we can't handle wider than 8192px */
  353. if (xres > 8192) {
  354. dev_err(&pdev->dev, "width exceeding the limit (> 8192).");
  355. return -EINVAL;
  356. }
  357. /* do we have at least one ICB config? */
  358. if (cfg->icb[0].marker_icb < 0 || cfg->icb[0].cache_icb < 0) {
  359. dev_err(&pdev->dev, "at least one ICB is required.");
  360. return -EINVAL;
  361. }
  362. mutex_lock(&priv->lock);
  363. if (priv->used_meram_cache_regions + 2 > SH_MOBILE_MERAM_ICB_NUM) {
  364. dev_err(&pdev->dev, "no more ICB available.");
  365. error = -EINVAL;
  366. goto err;
  367. }
  368. /* make sure that there's no overlaps */
  369. if (meram_check_overlap(priv, &cfg->icb[0])) {
  370. dev_err(&pdev->dev, "conflicting config detected.");
  371. error = -EINVAL;
  372. goto err;
  373. }
  374. n = 1;
  375. /* do the same if we have the second ICB set */
  376. if (cfg->icb[1].marker_icb >= 0 && cfg->icb[1].cache_icb >= 0) {
  377. if (meram_check_overlap(priv, &cfg->icb[1])) {
  378. dev_err(&pdev->dev, "conflicting config detected.");
  379. error = -EINVAL;
  380. goto err;
  381. }
  382. n = 2;
  383. }
  384. if (is_nvcolor(pixelformat) && n != 2) {
  385. dev_err(&pdev->dev, "requires two ICB sets for planar Y/C.");
  386. error = -EINVAL;
  387. goto err;
  388. }
  389. /* we now register the ICB */
  390. cfg->pixelformat = pixelformat;
  391. meram_mark(priv, &cfg->icb[0]);
  392. if (is_nvcolor(pixelformat))
  393. meram_mark(priv, &cfg->icb[1]);
  394. /* initialize MERAM */
  395. meram_init(priv, &cfg->icb[0], xres, yres, &out_pitch);
  396. *pitch = out_pitch;
  397. if (pixelformat == SH_MOBILE_MERAM_PF_NV)
  398. meram_init(priv, &cfg->icb[1], xres, (yres + 1) / 2,
  399. &out_pitch);
  400. else if (pixelformat == SH_MOBILE_MERAM_PF_NV24)
  401. meram_init(priv, &cfg->icb[1], 2 * xres, (yres + 1) / 2,
  402. &out_pitch);
  403. cfg->current_reg = 1;
  404. meram_set_next_addr(priv, cfg, base_addr_y, base_addr_c);
  405. meram_get_next_icb_addr(pdata, cfg, icb_addr_y, icb_addr_c);
  406. dev_dbg(&pdev->dev, "registered - can access via y=%08lx, c=%08lx",
  407. *icb_addr_y, *icb_addr_c);
  408. err:
  409. mutex_unlock(&priv->lock);
  410. return error;
  411. }
  412. static int sh_mobile_meram_unregister(struct sh_mobile_meram_info *pdata,
  413. struct sh_mobile_meram_cfg *cfg)
  414. {
  415. struct sh_mobile_meram_priv *priv;
  416. if (!pdata || !pdata->priv || !cfg)
  417. return -EINVAL;
  418. priv = pdata->priv;
  419. mutex_lock(&priv->lock);
  420. /* deinit & unmark */
  421. if (is_nvcolor(cfg->pixelformat)) {
  422. meram_deinit(priv, &cfg->icb[1]);
  423. meram_unmark(priv, &cfg->icb[1]);
  424. }
  425. meram_deinit(priv, &cfg->icb[0]);
  426. meram_unmark(priv, &cfg->icb[0]);
  427. mutex_unlock(&priv->lock);
  428. return 0;
  429. }
  430. static int sh_mobile_meram_update(struct sh_mobile_meram_info *pdata,
  431. struct sh_mobile_meram_cfg *cfg,
  432. unsigned long base_addr_y,
  433. unsigned long base_addr_c,
  434. unsigned long *icb_addr_y,
  435. unsigned long *icb_addr_c)
  436. {
  437. struct sh_mobile_meram_priv *priv;
  438. if (!pdata || !pdata->priv || !cfg)
  439. return -EINVAL;
  440. priv = pdata->priv;
  441. mutex_lock(&priv->lock);
  442. meram_set_next_addr(priv, cfg, base_addr_y, base_addr_c);
  443. meram_get_next_icb_addr(pdata, cfg, icb_addr_y, icb_addr_c);
  444. mutex_unlock(&priv->lock);
  445. return 0;
  446. }
  447. static int sh_mobile_meram_runtime_suspend(struct device *dev)
  448. {
  449. struct platform_device *pdev = to_platform_device(dev);
  450. struct sh_mobile_meram_priv *priv = platform_get_drvdata(pdev);
  451. int k, j;
  452. for (k = 0; k < CMN_REGS_SIZE; k++)
  453. priv->cmn_saved_regs[k] = meram_read_reg(priv->base,
  454. common_regs[k]);
  455. for (j = 0; j < 32; j++) {
  456. if (!test_bit(j, &priv->used_icb))
  457. continue;
  458. for (k = 0; k < ICB_REGS_SIZE; k++) {
  459. priv->icb_saved_regs[j * ICB_REGS_SIZE + k] =
  460. meram_read_icb(priv->base, j, icb_regs[k]);
  461. /* Reset ICB on resume */
  462. if (icb_regs[k] == MExxCTL)
  463. priv->icb_saved_regs[j * ICB_REGS_SIZE + k] |=
  464. MExxCTL_WBF | MExxCTL_WF | MExxCTL_RF;
  465. }
  466. }
  467. return 0;
  468. }
  469. static int sh_mobile_meram_runtime_resume(struct device *dev)
  470. {
  471. struct platform_device *pdev = to_platform_device(dev);
  472. struct sh_mobile_meram_priv *priv = platform_get_drvdata(pdev);
  473. int k, j;
  474. for (j = 0; j < 32; j++) {
  475. if (!test_bit(j, &priv->used_icb))
  476. continue;
  477. for (k = 0; k < ICB_REGS_SIZE; k++) {
  478. meram_write_icb(priv->base, j, icb_regs[k],
  479. priv->icb_saved_regs[j * ICB_REGS_SIZE + k]);
  480. }
  481. }
  482. for (k = 0; k < CMN_REGS_SIZE; k++)
  483. meram_write_reg(priv->base, common_regs[k],
  484. priv->cmn_saved_regs[k]);
  485. return 0;
  486. }
  487. static const struct dev_pm_ops sh_mobile_meram_dev_pm_ops = {
  488. .runtime_suspend = sh_mobile_meram_runtime_suspend,
  489. .runtime_resume = sh_mobile_meram_runtime_resume,
  490. };
  491. static struct sh_mobile_meram_ops sh_mobile_meram_ops = {
  492. .module = THIS_MODULE,
  493. .meram_register = sh_mobile_meram_register,
  494. .meram_unregister = sh_mobile_meram_unregister,
  495. .meram_update = sh_mobile_meram_update,
  496. };
  497. /*
  498. * initialize MERAM
  499. */
  500. static int sh_mobile_meram_remove(struct platform_device *pdev);
  501. static int __devinit sh_mobile_meram_probe(struct platform_device *pdev)
  502. {
  503. struct sh_mobile_meram_priv *priv;
  504. struct sh_mobile_meram_info *pdata = pdev->dev.platform_data;
  505. struct resource *res;
  506. int error;
  507. if (!pdata) {
  508. dev_err(&pdev->dev, "no platform data defined\n");
  509. return -EINVAL;
  510. }
  511. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  512. if (!res) {
  513. dev_err(&pdev->dev, "cannot get platform resources\n");
  514. return -ENOENT;
  515. }
  516. priv = kzalloc(sizeof(*priv), GFP_KERNEL);
  517. if (!priv) {
  518. dev_err(&pdev->dev, "cannot allocate device data\n");
  519. return -ENOMEM;
  520. }
  521. platform_set_drvdata(pdev, priv);
  522. /* initialize private data */
  523. mutex_init(&priv->lock);
  524. priv->base = ioremap_nocache(res->start, resource_size(res));
  525. if (!priv->base) {
  526. dev_err(&pdev->dev, "ioremap failed\n");
  527. error = -EFAULT;
  528. goto err;
  529. }
  530. pdata->ops = &sh_mobile_meram_ops;
  531. pdata->priv = priv;
  532. pdata->pdev = pdev;
  533. /* initialize ICB addressing mode */
  534. if (pdata->addr_mode == SH_MOBILE_MERAM_MODE1)
  535. meram_write_reg(priv->base, MEVCR1, MEVCR1_AMD1);
  536. pm_runtime_enable(&pdev->dev);
  537. dev_info(&pdev->dev, "sh_mobile_meram initialized.");
  538. return 0;
  539. err:
  540. sh_mobile_meram_remove(pdev);
  541. return error;
  542. }
  543. static int sh_mobile_meram_remove(struct platform_device *pdev)
  544. {
  545. struct sh_mobile_meram_priv *priv = platform_get_drvdata(pdev);
  546. pm_runtime_disable(&pdev->dev);
  547. if (priv->base)
  548. iounmap(priv->base);
  549. mutex_destroy(&priv->lock);
  550. kfree(priv);
  551. return 0;
  552. }
  553. static struct platform_driver sh_mobile_meram_driver = {
  554. .driver = {
  555. .name = "sh_mobile_meram",
  556. .owner = THIS_MODULE,
  557. .pm = &sh_mobile_meram_dev_pm_ops,
  558. },
  559. .probe = sh_mobile_meram_probe,
  560. .remove = sh_mobile_meram_remove,
  561. };
  562. static int __init sh_mobile_meram_init(void)
  563. {
  564. return platform_driver_register(&sh_mobile_meram_driver);
  565. }
  566. static void __exit sh_mobile_meram_exit(void)
  567. {
  568. platform_driver_unregister(&sh_mobile_meram_driver);
  569. }
  570. module_init(sh_mobile_meram_init);
  571. module_exit(sh_mobile_meram_exit);
  572. MODULE_DESCRIPTION("SuperH Mobile MERAM driver");
  573. MODULE_AUTHOR("Damian Hobson-Garcia / Takanari Hayama");
  574. MODULE_LICENSE("GPL v2");