s3c2410_udc.c 49 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105
  1. /*
  2. * linux/drivers/usb/gadget/s3c2410_udc.c
  3. *
  4. * Samsung S3C24xx series on-chip full speed USB device controllers
  5. *
  6. * Copyright (C) 2004-2007 Herbert Pötzl - Arnaud Patard
  7. * Additional cleanups by Ben Dooks <ben-linux@fluff.org>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/kernel.h>
  16. #include <linux/delay.h>
  17. #include <linux/ioport.h>
  18. #include <linux/sched.h>
  19. #include <linux/slab.h>
  20. #include <linux/errno.h>
  21. #include <linux/init.h>
  22. #include <linux/timer.h>
  23. #include <linux/list.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/clk.h>
  27. #include <linux/gpio.h>
  28. #include <linux/prefetch.h>
  29. #include <linux/debugfs.h>
  30. #include <linux/seq_file.h>
  31. #include <linux/usb.h>
  32. #include <linux/usb/gadget.h>
  33. #include <asm/byteorder.h>
  34. #include <asm/io.h>
  35. #include <asm/irq.h>
  36. #include <asm/system.h>
  37. #include <asm/unaligned.h>
  38. #include <mach/irqs.h>
  39. #include <mach/hardware.h>
  40. #include <plat/regs-udc.h>
  41. #include <plat/udc.h>
  42. #include "s3c2410_udc.h"
  43. #define DRIVER_DESC "S3C2410 USB Device Controller Gadget"
  44. #define DRIVER_VERSION "29 Apr 2007"
  45. #define DRIVER_AUTHOR "Herbert Pötzl <herbert@13thfloor.at>, " \
  46. "Arnaud Patard <arnaud.patard@rtp-net.org>"
  47. static const char gadget_name[] = "s3c2410_udc";
  48. static const char driver_desc[] = DRIVER_DESC;
  49. static struct s3c2410_udc *the_controller;
  50. static struct clk *udc_clock;
  51. static struct clk *usb_bus_clock;
  52. static void __iomem *base_addr;
  53. static u64 rsrc_start;
  54. static u64 rsrc_len;
  55. static struct dentry *s3c2410_udc_debugfs_root;
  56. static inline u32 udc_read(u32 reg)
  57. {
  58. return readb(base_addr + reg);
  59. }
  60. static inline void udc_write(u32 value, u32 reg)
  61. {
  62. writeb(value, base_addr + reg);
  63. }
  64. static inline void udc_writeb(void __iomem *base, u32 value, u32 reg)
  65. {
  66. writeb(value, base + reg);
  67. }
  68. static struct s3c2410_udc_mach_info *udc_info;
  69. /*************************** DEBUG FUNCTION ***************************/
  70. #define DEBUG_NORMAL 1
  71. #define DEBUG_VERBOSE 2
  72. #ifdef CONFIG_USB_S3C2410_DEBUG
  73. #define USB_S3C2410_DEBUG_LEVEL 0
  74. static uint32_t s3c2410_ticks = 0;
  75. static int dprintk(int level, const char *fmt, ...)
  76. {
  77. static char printk_buf[1024];
  78. static long prevticks;
  79. static int invocation;
  80. va_list args;
  81. int len;
  82. if (level > USB_S3C2410_DEBUG_LEVEL)
  83. return 0;
  84. if (s3c2410_ticks != prevticks) {
  85. prevticks = s3c2410_ticks;
  86. invocation = 0;
  87. }
  88. len = scnprintf(printk_buf,
  89. sizeof(printk_buf), "%1lu.%02d USB: ",
  90. prevticks, invocation++);
  91. va_start(args, fmt);
  92. len = vscnprintf(printk_buf+len,
  93. sizeof(printk_buf)-len, fmt, args);
  94. va_end(args);
  95. return printk(KERN_DEBUG "%s", printk_buf);
  96. }
  97. #else
  98. static int dprintk(int level, const char *fmt, ...)
  99. {
  100. return 0;
  101. }
  102. #endif
  103. static int s3c2410_udc_debugfs_seq_show(struct seq_file *m, void *p)
  104. {
  105. u32 addr_reg,pwr_reg,ep_int_reg,usb_int_reg;
  106. u32 ep_int_en_reg, usb_int_en_reg, ep0_csr;
  107. u32 ep1_i_csr1,ep1_i_csr2,ep1_o_csr1,ep1_o_csr2;
  108. u32 ep2_i_csr1,ep2_i_csr2,ep2_o_csr1,ep2_o_csr2;
  109. addr_reg = udc_read(S3C2410_UDC_FUNC_ADDR_REG);
  110. pwr_reg = udc_read(S3C2410_UDC_PWR_REG);
  111. ep_int_reg = udc_read(S3C2410_UDC_EP_INT_REG);
  112. usb_int_reg = udc_read(S3C2410_UDC_USB_INT_REG);
  113. ep_int_en_reg = udc_read(S3C2410_UDC_EP_INT_EN_REG);
  114. usb_int_en_reg = udc_read(S3C2410_UDC_USB_INT_EN_REG);
  115. udc_write(0, S3C2410_UDC_INDEX_REG);
  116. ep0_csr = udc_read(S3C2410_UDC_IN_CSR1_REG);
  117. udc_write(1, S3C2410_UDC_INDEX_REG);
  118. ep1_i_csr1 = udc_read(S3C2410_UDC_IN_CSR1_REG);
  119. ep1_i_csr2 = udc_read(S3C2410_UDC_IN_CSR2_REG);
  120. ep1_o_csr1 = udc_read(S3C2410_UDC_IN_CSR1_REG);
  121. ep1_o_csr2 = udc_read(S3C2410_UDC_IN_CSR2_REG);
  122. udc_write(2, S3C2410_UDC_INDEX_REG);
  123. ep2_i_csr1 = udc_read(S3C2410_UDC_IN_CSR1_REG);
  124. ep2_i_csr2 = udc_read(S3C2410_UDC_IN_CSR2_REG);
  125. ep2_o_csr1 = udc_read(S3C2410_UDC_IN_CSR1_REG);
  126. ep2_o_csr2 = udc_read(S3C2410_UDC_IN_CSR2_REG);
  127. seq_printf(m, "FUNC_ADDR_REG : 0x%04X\n"
  128. "PWR_REG : 0x%04X\n"
  129. "EP_INT_REG : 0x%04X\n"
  130. "USB_INT_REG : 0x%04X\n"
  131. "EP_INT_EN_REG : 0x%04X\n"
  132. "USB_INT_EN_REG : 0x%04X\n"
  133. "EP0_CSR : 0x%04X\n"
  134. "EP1_I_CSR1 : 0x%04X\n"
  135. "EP1_I_CSR2 : 0x%04X\n"
  136. "EP1_O_CSR1 : 0x%04X\n"
  137. "EP1_O_CSR2 : 0x%04X\n"
  138. "EP2_I_CSR1 : 0x%04X\n"
  139. "EP2_I_CSR2 : 0x%04X\n"
  140. "EP2_O_CSR1 : 0x%04X\n"
  141. "EP2_O_CSR2 : 0x%04X\n",
  142. addr_reg,pwr_reg,ep_int_reg,usb_int_reg,
  143. ep_int_en_reg, usb_int_en_reg, ep0_csr,
  144. ep1_i_csr1,ep1_i_csr2,ep1_o_csr1,ep1_o_csr2,
  145. ep2_i_csr1,ep2_i_csr2,ep2_o_csr1,ep2_o_csr2
  146. );
  147. return 0;
  148. }
  149. static int s3c2410_udc_debugfs_fops_open(struct inode *inode,
  150. struct file *file)
  151. {
  152. return single_open(file, s3c2410_udc_debugfs_seq_show, NULL);
  153. }
  154. static const struct file_operations s3c2410_udc_debugfs_fops = {
  155. .open = s3c2410_udc_debugfs_fops_open,
  156. .read = seq_read,
  157. .llseek = seq_lseek,
  158. .release = single_release,
  159. .owner = THIS_MODULE,
  160. };
  161. /* io macros */
  162. static inline void s3c2410_udc_clear_ep0_opr(void __iomem *base)
  163. {
  164. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  165. udc_writeb(base, S3C2410_UDC_EP0_CSR_SOPKTRDY,
  166. S3C2410_UDC_EP0_CSR_REG);
  167. }
  168. static inline void s3c2410_udc_clear_ep0_sst(void __iomem *base)
  169. {
  170. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  171. writeb(0x00, base + S3C2410_UDC_EP0_CSR_REG);
  172. }
  173. static inline void s3c2410_udc_clear_ep0_se(void __iomem *base)
  174. {
  175. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  176. udc_writeb(base, S3C2410_UDC_EP0_CSR_SSE, S3C2410_UDC_EP0_CSR_REG);
  177. }
  178. static inline void s3c2410_udc_set_ep0_ipr(void __iomem *base)
  179. {
  180. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  181. udc_writeb(base, S3C2410_UDC_EP0_CSR_IPKRDY, S3C2410_UDC_EP0_CSR_REG);
  182. }
  183. static inline void s3c2410_udc_set_ep0_de(void __iomem *base)
  184. {
  185. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  186. udc_writeb(base, S3C2410_UDC_EP0_CSR_DE, S3C2410_UDC_EP0_CSR_REG);
  187. }
  188. inline void s3c2410_udc_set_ep0_ss(void __iomem *b)
  189. {
  190. udc_writeb(b, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  191. udc_writeb(b, S3C2410_UDC_EP0_CSR_SENDSTL, S3C2410_UDC_EP0_CSR_REG);
  192. }
  193. static inline void s3c2410_udc_set_ep0_de_out(void __iomem *base)
  194. {
  195. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  196. udc_writeb(base,(S3C2410_UDC_EP0_CSR_SOPKTRDY
  197. | S3C2410_UDC_EP0_CSR_DE),
  198. S3C2410_UDC_EP0_CSR_REG);
  199. }
  200. static inline void s3c2410_udc_set_ep0_sse_out(void __iomem *base)
  201. {
  202. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  203. udc_writeb(base, (S3C2410_UDC_EP0_CSR_SOPKTRDY
  204. | S3C2410_UDC_EP0_CSR_SSE),
  205. S3C2410_UDC_EP0_CSR_REG);
  206. }
  207. static inline void s3c2410_udc_set_ep0_de_in(void __iomem *base)
  208. {
  209. udc_writeb(base, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  210. udc_writeb(base, (S3C2410_UDC_EP0_CSR_IPKRDY
  211. | S3C2410_UDC_EP0_CSR_DE),
  212. S3C2410_UDC_EP0_CSR_REG);
  213. }
  214. /*------------------------- I/O ----------------------------------*/
  215. /*
  216. * s3c2410_udc_done
  217. */
  218. static void s3c2410_udc_done(struct s3c2410_ep *ep,
  219. struct s3c2410_request *req, int status)
  220. {
  221. unsigned halted = ep->halted;
  222. list_del_init(&req->queue);
  223. if (likely (req->req.status == -EINPROGRESS))
  224. req->req.status = status;
  225. else
  226. status = req->req.status;
  227. ep->halted = 1;
  228. req->req.complete(&ep->ep, &req->req);
  229. ep->halted = halted;
  230. }
  231. static void s3c2410_udc_nuke(struct s3c2410_udc *udc,
  232. struct s3c2410_ep *ep, int status)
  233. {
  234. /* Sanity check */
  235. if (&ep->queue == NULL)
  236. return;
  237. while (!list_empty (&ep->queue)) {
  238. struct s3c2410_request *req;
  239. req = list_entry (ep->queue.next, struct s3c2410_request,
  240. queue);
  241. s3c2410_udc_done(ep, req, status);
  242. }
  243. }
  244. static inline void s3c2410_udc_clear_ep_state(struct s3c2410_udc *dev)
  245. {
  246. unsigned i;
  247. /* hardware SET_{CONFIGURATION,INTERFACE} automagic resets endpoint
  248. * fifos, and pending transactions mustn't be continued in any case.
  249. */
  250. for (i = 1; i < S3C2410_ENDPOINTS; i++)
  251. s3c2410_udc_nuke(dev, &dev->ep[i], -ECONNABORTED);
  252. }
  253. static inline int s3c2410_udc_fifo_count_out(void)
  254. {
  255. int tmp;
  256. tmp = udc_read(S3C2410_UDC_OUT_FIFO_CNT2_REG) << 8;
  257. tmp |= udc_read(S3C2410_UDC_OUT_FIFO_CNT1_REG);
  258. return tmp;
  259. }
  260. /*
  261. * s3c2410_udc_write_packet
  262. */
  263. static inline int s3c2410_udc_write_packet(int fifo,
  264. struct s3c2410_request *req,
  265. unsigned max)
  266. {
  267. unsigned len = min(req->req.length - req->req.actual, max);
  268. u8 *buf = req->req.buf + req->req.actual;
  269. prefetch(buf);
  270. dprintk(DEBUG_VERBOSE, "%s %d %d %d %d\n", __func__,
  271. req->req.actual, req->req.length, len, req->req.actual + len);
  272. req->req.actual += len;
  273. udelay(5);
  274. writesb(base_addr + fifo, buf, len);
  275. return len;
  276. }
  277. /*
  278. * s3c2410_udc_write_fifo
  279. *
  280. * return: 0 = still running, 1 = completed, negative = errno
  281. */
  282. static int s3c2410_udc_write_fifo(struct s3c2410_ep *ep,
  283. struct s3c2410_request *req)
  284. {
  285. unsigned count;
  286. int is_last;
  287. u32 idx;
  288. int fifo_reg;
  289. u32 ep_csr;
  290. idx = ep->bEndpointAddress & 0x7F;
  291. switch (idx) {
  292. default:
  293. idx = 0;
  294. case 0:
  295. fifo_reg = S3C2410_UDC_EP0_FIFO_REG;
  296. break;
  297. case 1:
  298. fifo_reg = S3C2410_UDC_EP1_FIFO_REG;
  299. break;
  300. case 2:
  301. fifo_reg = S3C2410_UDC_EP2_FIFO_REG;
  302. break;
  303. case 3:
  304. fifo_reg = S3C2410_UDC_EP3_FIFO_REG;
  305. break;
  306. case 4:
  307. fifo_reg = S3C2410_UDC_EP4_FIFO_REG;
  308. break;
  309. }
  310. count = s3c2410_udc_write_packet(fifo_reg, req, ep->ep.maxpacket);
  311. /* last packet is often short (sometimes a zlp) */
  312. if (count != ep->ep.maxpacket)
  313. is_last = 1;
  314. else if (req->req.length != req->req.actual || req->req.zero)
  315. is_last = 0;
  316. else
  317. is_last = 2;
  318. /* Only ep0 debug messages are interesting */
  319. if (idx == 0)
  320. dprintk(DEBUG_NORMAL,
  321. "Written ep%d %d.%d of %d b [last %d,z %d]\n",
  322. idx, count, req->req.actual, req->req.length,
  323. is_last, req->req.zero);
  324. if (is_last) {
  325. /* The order is important. It prevents sending 2 packets
  326. * at the same time */
  327. if (idx == 0) {
  328. /* Reset signal => no need to say 'data sent' */
  329. if (! (udc_read(S3C2410_UDC_USB_INT_REG)
  330. & S3C2410_UDC_USBINT_RESET))
  331. s3c2410_udc_set_ep0_de_in(base_addr);
  332. ep->dev->ep0state=EP0_IDLE;
  333. } else {
  334. udc_write(idx, S3C2410_UDC_INDEX_REG);
  335. ep_csr = udc_read(S3C2410_UDC_IN_CSR1_REG);
  336. udc_write(idx, S3C2410_UDC_INDEX_REG);
  337. udc_write(ep_csr | S3C2410_UDC_ICSR1_PKTRDY,
  338. S3C2410_UDC_IN_CSR1_REG);
  339. }
  340. s3c2410_udc_done(ep, req, 0);
  341. is_last = 1;
  342. } else {
  343. if (idx == 0) {
  344. /* Reset signal => no need to say 'data sent' */
  345. if (! (udc_read(S3C2410_UDC_USB_INT_REG)
  346. & S3C2410_UDC_USBINT_RESET))
  347. s3c2410_udc_set_ep0_ipr(base_addr);
  348. } else {
  349. udc_write(idx, S3C2410_UDC_INDEX_REG);
  350. ep_csr = udc_read(S3C2410_UDC_IN_CSR1_REG);
  351. udc_write(idx, S3C2410_UDC_INDEX_REG);
  352. udc_write(ep_csr | S3C2410_UDC_ICSR1_PKTRDY,
  353. S3C2410_UDC_IN_CSR1_REG);
  354. }
  355. }
  356. return is_last;
  357. }
  358. static inline int s3c2410_udc_read_packet(int fifo, u8 *buf,
  359. struct s3c2410_request *req, unsigned avail)
  360. {
  361. unsigned len;
  362. len = min(req->req.length - req->req.actual, avail);
  363. req->req.actual += len;
  364. readsb(fifo + base_addr, buf, len);
  365. return len;
  366. }
  367. /*
  368. * return: 0 = still running, 1 = queue empty, negative = errno
  369. */
  370. static int s3c2410_udc_read_fifo(struct s3c2410_ep *ep,
  371. struct s3c2410_request *req)
  372. {
  373. u8 *buf;
  374. u32 ep_csr;
  375. unsigned bufferspace;
  376. int is_last=1;
  377. unsigned avail;
  378. int fifo_count = 0;
  379. u32 idx;
  380. int fifo_reg;
  381. idx = ep->bEndpointAddress & 0x7F;
  382. switch (idx) {
  383. default:
  384. idx = 0;
  385. case 0:
  386. fifo_reg = S3C2410_UDC_EP0_FIFO_REG;
  387. break;
  388. case 1:
  389. fifo_reg = S3C2410_UDC_EP1_FIFO_REG;
  390. break;
  391. case 2:
  392. fifo_reg = S3C2410_UDC_EP2_FIFO_REG;
  393. break;
  394. case 3:
  395. fifo_reg = S3C2410_UDC_EP3_FIFO_REG;
  396. break;
  397. case 4:
  398. fifo_reg = S3C2410_UDC_EP4_FIFO_REG;
  399. break;
  400. }
  401. if (!req->req.length)
  402. return 1;
  403. buf = req->req.buf + req->req.actual;
  404. bufferspace = req->req.length - req->req.actual;
  405. if (!bufferspace) {
  406. dprintk(DEBUG_NORMAL, "%s: buffer full!\n", __func__);
  407. return -1;
  408. }
  409. udc_write(idx, S3C2410_UDC_INDEX_REG);
  410. fifo_count = s3c2410_udc_fifo_count_out();
  411. dprintk(DEBUG_NORMAL, "%s fifo count : %d\n", __func__, fifo_count);
  412. if (fifo_count > ep->ep.maxpacket)
  413. avail = ep->ep.maxpacket;
  414. else
  415. avail = fifo_count;
  416. fifo_count = s3c2410_udc_read_packet(fifo_reg, buf, req, avail);
  417. /* checking this with ep0 is not accurate as we already
  418. * read a control request
  419. **/
  420. if (idx != 0 && fifo_count < ep->ep.maxpacket) {
  421. is_last = 1;
  422. /* overflowed this request? flush extra data */
  423. if (fifo_count != avail)
  424. req->req.status = -EOVERFLOW;
  425. } else {
  426. is_last = (req->req.length <= req->req.actual) ? 1 : 0;
  427. }
  428. udc_write(idx, S3C2410_UDC_INDEX_REG);
  429. fifo_count = s3c2410_udc_fifo_count_out();
  430. /* Only ep0 debug messages are interesting */
  431. if (idx == 0)
  432. dprintk(DEBUG_VERBOSE, "%s fifo count : %d [last %d]\n",
  433. __func__, fifo_count,is_last);
  434. if (is_last) {
  435. if (idx == 0) {
  436. s3c2410_udc_set_ep0_de_out(base_addr);
  437. ep->dev->ep0state = EP0_IDLE;
  438. } else {
  439. udc_write(idx, S3C2410_UDC_INDEX_REG);
  440. ep_csr = udc_read(S3C2410_UDC_OUT_CSR1_REG);
  441. udc_write(idx, S3C2410_UDC_INDEX_REG);
  442. udc_write(ep_csr & ~S3C2410_UDC_OCSR1_PKTRDY,
  443. S3C2410_UDC_OUT_CSR1_REG);
  444. }
  445. s3c2410_udc_done(ep, req, 0);
  446. } else {
  447. if (idx == 0) {
  448. s3c2410_udc_clear_ep0_opr(base_addr);
  449. } else {
  450. udc_write(idx, S3C2410_UDC_INDEX_REG);
  451. ep_csr = udc_read(S3C2410_UDC_OUT_CSR1_REG);
  452. udc_write(idx, S3C2410_UDC_INDEX_REG);
  453. udc_write(ep_csr & ~S3C2410_UDC_OCSR1_PKTRDY,
  454. S3C2410_UDC_OUT_CSR1_REG);
  455. }
  456. }
  457. return is_last;
  458. }
  459. static int s3c2410_udc_read_fifo_crq(struct usb_ctrlrequest *crq)
  460. {
  461. unsigned char *outbuf = (unsigned char*)crq;
  462. int bytes_read = 0;
  463. udc_write(0, S3C2410_UDC_INDEX_REG);
  464. bytes_read = s3c2410_udc_fifo_count_out();
  465. dprintk(DEBUG_NORMAL, "%s: fifo_count=%d\n", __func__, bytes_read);
  466. if (bytes_read > sizeof(struct usb_ctrlrequest))
  467. bytes_read = sizeof(struct usb_ctrlrequest);
  468. readsb(S3C2410_UDC_EP0_FIFO_REG + base_addr, outbuf, bytes_read);
  469. dprintk(DEBUG_VERBOSE, "%s: len=%d %02x:%02x {%x,%x,%x}\n", __func__,
  470. bytes_read, crq->bRequest, crq->bRequestType,
  471. crq->wValue, crq->wIndex, crq->wLength);
  472. return bytes_read;
  473. }
  474. static int s3c2410_udc_get_status(struct s3c2410_udc *dev,
  475. struct usb_ctrlrequest *crq)
  476. {
  477. u16 status = 0;
  478. u8 ep_num = crq->wIndex & 0x7F;
  479. u8 is_in = crq->wIndex & USB_DIR_IN;
  480. switch (crq->bRequestType & USB_RECIP_MASK) {
  481. case USB_RECIP_INTERFACE:
  482. break;
  483. case USB_RECIP_DEVICE:
  484. status = dev->devstatus;
  485. break;
  486. case USB_RECIP_ENDPOINT:
  487. if (ep_num > 4 || crq->wLength > 2)
  488. return 1;
  489. if (ep_num == 0) {
  490. udc_write(0, S3C2410_UDC_INDEX_REG);
  491. status = udc_read(S3C2410_UDC_IN_CSR1_REG);
  492. status = status & S3C2410_UDC_EP0_CSR_SENDSTL;
  493. } else {
  494. udc_write(ep_num, S3C2410_UDC_INDEX_REG);
  495. if (is_in) {
  496. status = udc_read(S3C2410_UDC_IN_CSR1_REG);
  497. status = status & S3C2410_UDC_ICSR1_SENDSTL;
  498. } else {
  499. status = udc_read(S3C2410_UDC_OUT_CSR1_REG);
  500. status = status & S3C2410_UDC_OCSR1_SENDSTL;
  501. }
  502. }
  503. status = status ? 1 : 0;
  504. break;
  505. default:
  506. return 1;
  507. }
  508. /* Seems to be needed to get it working. ouch :( */
  509. udelay(5);
  510. udc_write(status & 0xFF, S3C2410_UDC_EP0_FIFO_REG);
  511. udc_write(status >> 8, S3C2410_UDC_EP0_FIFO_REG);
  512. s3c2410_udc_set_ep0_de_in(base_addr);
  513. return 0;
  514. }
  515. /*------------------------- usb state machine -------------------------------*/
  516. static int s3c2410_udc_set_halt(struct usb_ep *_ep, int value);
  517. static void s3c2410_udc_handle_ep0_idle(struct s3c2410_udc *dev,
  518. struct s3c2410_ep *ep,
  519. struct usb_ctrlrequest *crq,
  520. u32 ep0csr)
  521. {
  522. int len, ret, tmp;
  523. /* start control request? */
  524. if (!(ep0csr & S3C2410_UDC_EP0_CSR_OPKRDY))
  525. return;
  526. s3c2410_udc_nuke(dev, ep, -EPROTO);
  527. len = s3c2410_udc_read_fifo_crq(crq);
  528. if (len != sizeof(*crq)) {
  529. dprintk(DEBUG_NORMAL, "setup begin: fifo READ ERROR"
  530. " wanted %d bytes got %d. Stalling out...\n",
  531. sizeof(*crq), len);
  532. s3c2410_udc_set_ep0_ss(base_addr);
  533. return;
  534. }
  535. dprintk(DEBUG_NORMAL, "bRequest = %d bRequestType %d wLength = %d\n",
  536. crq->bRequest, crq->bRequestType, crq->wLength);
  537. /* cope with automagic for some standard requests. */
  538. dev->req_std = (crq->bRequestType & USB_TYPE_MASK)
  539. == USB_TYPE_STANDARD;
  540. dev->req_config = 0;
  541. dev->req_pending = 1;
  542. switch (crq->bRequest) {
  543. case USB_REQ_SET_CONFIGURATION:
  544. dprintk(DEBUG_NORMAL, "USB_REQ_SET_CONFIGURATION ... \n");
  545. if (crq->bRequestType == USB_RECIP_DEVICE) {
  546. dev->req_config = 1;
  547. s3c2410_udc_set_ep0_de_out(base_addr);
  548. }
  549. break;
  550. case USB_REQ_SET_INTERFACE:
  551. dprintk(DEBUG_NORMAL, "USB_REQ_SET_INTERFACE ... \n");
  552. if (crq->bRequestType == USB_RECIP_INTERFACE) {
  553. dev->req_config = 1;
  554. s3c2410_udc_set_ep0_de_out(base_addr);
  555. }
  556. break;
  557. case USB_REQ_SET_ADDRESS:
  558. dprintk(DEBUG_NORMAL, "USB_REQ_SET_ADDRESS ... \n");
  559. if (crq->bRequestType == USB_RECIP_DEVICE) {
  560. tmp = crq->wValue & 0x7F;
  561. dev->address = tmp;
  562. udc_write((tmp | S3C2410_UDC_FUNCADDR_UPDATE),
  563. S3C2410_UDC_FUNC_ADDR_REG);
  564. s3c2410_udc_set_ep0_de_out(base_addr);
  565. return;
  566. }
  567. break;
  568. case USB_REQ_GET_STATUS:
  569. dprintk(DEBUG_NORMAL, "USB_REQ_GET_STATUS ... \n");
  570. s3c2410_udc_clear_ep0_opr(base_addr);
  571. if (dev->req_std) {
  572. if (!s3c2410_udc_get_status(dev, crq)) {
  573. return;
  574. }
  575. }
  576. break;
  577. case USB_REQ_CLEAR_FEATURE:
  578. s3c2410_udc_clear_ep0_opr(base_addr);
  579. if (crq->bRequestType != USB_RECIP_ENDPOINT)
  580. break;
  581. if (crq->wValue != USB_ENDPOINT_HALT || crq->wLength != 0)
  582. break;
  583. s3c2410_udc_set_halt(&dev->ep[crq->wIndex & 0x7f].ep, 0);
  584. s3c2410_udc_set_ep0_de_out(base_addr);
  585. return;
  586. case USB_REQ_SET_FEATURE:
  587. s3c2410_udc_clear_ep0_opr(base_addr);
  588. if (crq->bRequestType != USB_RECIP_ENDPOINT)
  589. break;
  590. if (crq->wValue != USB_ENDPOINT_HALT || crq->wLength != 0)
  591. break;
  592. s3c2410_udc_set_halt(&dev->ep[crq->wIndex & 0x7f].ep, 1);
  593. s3c2410_udc_set_ep0_de_out(base_addr);
  594. return;
  595. default:
  596. s3c2410_udc_clear_ep0_opr(base_addr);
  597. break;
  598. }
  599. if (crq->bRequestType & USB_DIR_IN)
  600. dev->ep0state = EP0_IN_DATA_PHASE;
  601. else
  602. dev->ep0state = EP0_OUT_DATA_PHASE;
  603. if (!dev->driver)
  604. return;
  605. /* deliver the request to the gadget driver */
  606. ret = dev->driver->setup(&dev->gadget, crq);
  607. if (ret < 0) {
  608. if (dev->req_config) {
  609. dprintk(DEBUG_NORMAL, "config change %02x fail %d?\n",
  610. crq->bRequest, ret);
  611. return;
  612. }
  613. if (ret == -EOPNOTSUPP)
  614. dprintk(DEBUG_NORMAL, "Operation not supported\n");
  615. else
  616. dprintk(DEBUG_NORMAL,
  617. "dev->driver->setup failed. (%d)\n", ret);
  618. udelay(5);
  619. s3c2410_udc_set_ep0_ss(base_addr);
  620. s3c2410_udc_set_ep0_de_out(base_addr);
  621. dev->ep0state = EP0_IDLE;
  622. /* deferred i/o == no response yet */
  623. } else if (dev->req_pending) {
  624. dprintk(DEBUG_VERBOSE, "dev->req_pending... what now?\n");
  625. dev->req_pending=0;
  626. }
  627. dprintk(DEBUG_VERBOSE, "ep0state %s\n", ep0states[dev->ep0state]);
  628. }
  629. static void s3c2410_udc_handle_ep0(struct s3c2410_udc *dev)
  630. {
  631. u32 ep0csr;
  632. struct s3c2410_ep *ep = &dev->ep[0];
  633. struct s3c2410_request *req;
  634. struct usb_ctrlrequest crq;
  635. if (list_empty(&ep->queue))
  636. req = NULL;
  637. else
  638. req = list_entry(ep->queue.next, struct s3c2410_request, queue);
  639. /* We make the assumption that S3C2410_UDC_IN_CSR1_REG equal to
  640. * S3C2410_UDC_EP0_CSR_REG when index is zero */
  641. udc_write(0, S3C2410_UDC_INDEX_REG);
  642. ep0csr = udc_read(S3C2410_UDC_IN_CSR1_REG);
  643. dprintk(DEBUG_NORMAL, "ep0csr %x ep0state %s\n",
  644. ep0csr, ep0states[dev->ep0state]);
  645. /* clear stall status */
  646. if (ep0csr & S3C2410_UDC_EP0_CSR_SENTSTL) {
  647. s3c2410_udc_nuke(dev, ep, -EPIPE);
  648. dprintk(DEBUG_NORMAL, "... clear SENT_STALL ...\n");
  649. s3c2410_udc_clear_ep0_sst(base_addr);
  650. dev->ep0state = EP0_IDLE;
  651. return;
  652. }
  653. /* clear setup end */
  654. if (ep0csr & S3C2410_UDC_EP0_CSR_SE) {
  655. dprintk(DEBUG_NORMAL, "... serviced SETUP_END ...\n");
  656. s3c2410_udc_nuke(dev, ep, 0);
  657. s3c2410_udc_clear_ep0_se(base_addr);
  658. dev->ep0state = EP0_IDLE;
  659. }
  660. switch (dev->ep0state) {
  661. case EP0_IDLE:
  662. s3c2410_udc_handle_ep0_idle(dev, ep, &crq, ep0csr);
  663. break;
  664. case EP0_IN_DATA_PHASE: /* GET_DESCRIPTOR etc */
  665. dprintk(DEBUG_NORMAL, "EP0_IN_DATA_PHASE ... what now?\n");
  666. if (!(ep0csr & S3C2410_UDC_EP0_CSR_IPKRDY) && req) {
  667. s3c2410_udc_write_fifo(ep, req);
  668. }
  669. break;
  670. case EP0_OUT_DATA_PHASE: /* SET_DESCRIPTOR etc */
  671. dprintk(DEBUG_NORMAL, "EP0_OUT_DATA_PHASE ... what now?\n");
  672. if ((ep0csr & S3C2410_UDC_EP0_CSR_OPKRDY) && req ) {
  673. s3c2410_udc_read_fifo(ep,req);
  674. }
  675. break;
  676. case EP0_END_XFER:
  677. dprintk(DEBUG_NORMAL, "EP0_END_XFER ... what now?\n");
  678. dev->ep0state = EP0_IDLE;
  679. break;
  680. case EP0_STALL:
  681. dprintk(DEBUG_NORMAL, "EP0_STALL ... what now?\n");
  682. dev->ep0state = EP0_IDLE;
  683. break;
  684. }
  685. }
  686. /*
  687. * handle_ep - Manage I/O endpoints
  688. */
  689. static void s3c2410_udc_handle_ep(struct s3c2410_ep *ep)
  690. {
  691. struct s3c2410_request *req;
  692. int is_in = ep->bEndpointAddress & USB_DIR_IN;
  693. u32 ep_csr1;
  694. u32 idx;
  695. if (likely (!list_empty(&ep->queue)))
  696. req = list_entry(ep->queue.next,
  697. struct s3c2410_request, queue);
  698. else
  699. req = NULL;
  700. idx = ep->bEndpointAddress & 0x7F;
  701. if (is_in) {
  702. udc_write(idx, S3C2410_UDC_INDEX_REG);
  703. ep_csr1 = udc_read(S3C2410_UDC_IN_CSR1_REG);
  704. dprintk(DEBUG_VERBOSE, "ep%01d write csr:%02x %d\n",
  705. idx, ep_csr1, req ? 1 : 0);
  706. if (ep_csr1 & S3C2410_UDC_ICSR1_SENTSTL) {
  707. dprintk(DEBUG_VERBOSE, "st\n");
  708. udc_write(idx, S3C2410_UDC_INDEX_REG);
  709. udc_write(ep_csr1 & ~S3C2410_UDC_ICSR1_SENTSTL,
  710. S3C2410_UDC_IN_CSR1_REG);
  711. return;
  712. }
  713. if (!(ep_csr1 & S3C2410_UDC_ICSR1_PKTRDY) && req) {
  714. s3c2410_udc_write_fifo(ep,req);
  715. }
  716. } else {
  717. udc_write(idx, S3C2410_UDC_INDEX_REG);
  718. ep_csr1 = udc_read(S3C2410_UDC_OUT_CSR1_REG);
  719. dprintk(DEBUG_VERBOSE, "ep%01d rd csr:%02x\n", idx, ep_csr1);
  720. if (ep_csr1 & S3C2410_UDC_OCSR1_SENTSTL) {
  721. udc_write(idx, S3C2410_UDC_INDEX_REG);
  722. udc_write(ep_csr1 & ~S3C2410_UDC_OCSR1_SENTSTL,
  723. S3C2410_UDC_OUT_CSR1_REG);
  724. return;
  725. }
  726. if ((ep_csr1 & S3C2410_UDC_OCSR1_PKTRDY) && req) {
  727. s3c2410_udc_read_fifo(ep,req);
  728. }
  729. }
  730. }
  731. #include <mach/regs-irq.h>
  732. /*
  733. * s3c2410_udc_irq - interrupt handler
  734. */
  735. static irqreturn_t s3c2410_udc_irq(int dummy, void *_dev)
  736. {
  737. struct s3c2410_udc *dev = _dev;
  738. int usb_status;
  739. int usbd_status;
  740. int pwr_reg;
  741. int ep0csr;
  742. int i;
  743. u32 idx, idx2;
  744. unsigned long flags;
  745. spin_lock_irqsave(&dev->lock, flags);
  746. /* Driver connected ? */
  747. if (!dev->driver) {
  748. /* Clear interrupts */
  749. udc_write(udc_read(S3C2410_UDC_USB_INT_REG),
  750. S3C2410_UDC_USB_INT_REG);
  751. udc_write(udc_read(S3C2410_UDC_EP_INT_REG),
  752. S3C2410_UDC_EP_INT_REG);
  753. }
  754. /* Save index */
  755. idx = udc_read(S3C2410_UDC_INDEX_REG);
  756. /* Read status registers */
  757. usb_status = udc_read(S3C2410_UDC_USB_INT_REG);
  758. usbd_status = udc_read(S3C2410_UDC_EP_INT_REG);
  759. pwr_reg = udc_read(S3C2410_UDC_PWR_REG);
  760. udc_writeb(base_addr, S3C2410_UDC_INDEX_EP0, S3C2410_UDC_INDEX_REG);
  761. ep0csr = udc_read(S3C2410_UDC_IN_CSR1_REG);
  762. dprintk(DEBUG_NORMAL, "usbs=%02x, usbds=%02x, pwr=%02x ep0csr=%02x\n",
  763. usb_status, usbd_status, pwr_reg, ep0csr);
  764. /*
  765. * Now, handle interrupts. There's two types :
  766. * - Reset, Resume, Suspend coming -> usb_int_reg
  767. * - EP -> ep_int_reg
  768. */
  769. /* RESET */
  770. if (usb_status & S3C2410_UDC_USBINT_RESET) {
  771. /* two kind of reset :
  772. * - reset start -> pwr reg = 8
  773. * - reset end -> pwr reg = 0
  774. **/
  775. dprintk(DEBUG_NORMAL, "USB reset csr %x pwr %x\n",
  776. ep0csr, pwr_reg);
  777. dev->gadget.speed = USB_SPEED_UNKNOWN;
  778. udc_write(0x00, S3C2410_UDC_INDEX_REG);
  779. udc_write((dev->ep[0].ep.maxpacket & 0x7ff) >> 3,
  780. S3C2410_UDC_MAXP_REG);
  781. dev->address = 0;
  782. dev->ep0state = EP0_IDLE;
  783. dev->gadget.speed = USB_SPEED_FULL;
  784. /* clear interrupt */
  785. udc_write(S3C2410_UDC_USBINT_RESET,
  786. S3C2410_UDC_USB_INT_REG);
  787. udc_write(idx, S3C2410_UDC_INDEX_REG);
  788. spin_unlock_irqrestore(&dev->lock, flags);
  789. return IRQ_HANDLED;
  790. }
  791. /* RESUME */
  792. if (usb_status & S3C2410_UDC_USBINT_RESUME) {
  793. dprintk(DEBUG_NORMAL, "USB resume\n");
  794. /* clear interrupt */
  795. udc_write(S3C2410_UDC_USBINT_RESUME,
  796. S3C2410_UDC_USB_INT_REG);
  797. if (dev->gadget.speed != USB_SPEED_UNKNOWN
  798. && dev->driver
  799. && dev->driver->resume)
  800. dev->driver->resume(&dev->gadget);
  801. }
  802. /* SUSPEND */
  803. if (usb_status & S3C2410_UDC_USBINT_SUSPEND) {
  804. dprintk(DEBUG_NORMAL, "USB suspend\n");
  805. /* clear interrupt */
  806. udc_write(S3C2410_UDC_USBINT_SUSPEND,
  807. S3C2410_UDC_USB_INT_REG);
  808. if (dev->gadget.speed != USB_SPEED_UNKNOWN
  809. && dev->driver
  810. && dev->driver->suspend)
  811. dev->driver->suspend(&dev->gadget);
  812. dev->ep0state = EP0_IDLE;
  813. }
  814. /* EP */
  815. /* control traffic */
  816. /* check on ep0csr != 0 is not a good idea as clearing in_pkt_ready
  817. * generate an interrupt
  818. */
  819. if (usbd_status & S3C2410_UDC_INT_EP0) {
  820. dprintk(DEBUG_VERBOSE, "USB ep0 irq\n");
  821. /* Clear the interrupt bit by setting it to 1 */
  822. udc_write(S3C2410_UDC_INT_EP0, S3C2410_UDC_EP_INT_REG);
  823. s3c2410_udc_handle_ep0(dev);
  824. }
  825. /* endpoint data transfers */
  826. for (i = 1; i < S3C2410_ENDPOINTS; i++) {
  827. u32 tmp = 1 << i;
  828. if (usbd_status & tmp) {
  829. dprintk(DEBUG_VERBOSE, "USB ep%d irq\n", i);
  830. /* Clear the interrupt bit by setting it to 1 */
  831. udc_write(tmp, S3C2410_UDC_EP_INT_REG);
  832. s3c2410_udc_handle_ep(&dev->ep[i]);
  833. }
  834. }
  835. /* what else causes this interrupt? a receive! who is it? */
  836. if (!usb_status && !usbd_status && !pwr_reg && !ep0csr) {
  837. for (i = 1; i < S3C2410_ENDPOINTS; i++) {
  838. idx2 = udc_read(S3C2410_UDC_INDEX_REG);
  839. udc_write(i, S3C2410_UDC_INDEX_REG);
  840. if (udc_read(S3C2410_UDC_OUT_CSR1_REG) & 0x1)
  841. s3c2410_udc_handle_ep(&dev->ep[i]);
  842. /* restore index */
  843. udc_write(idx2, S3C2410_UDC_INDEX_REG);
  844. }
  845. }
  846. dprintk(DEBUG_VERBOSE, "irq: %d s3c2410_udc_done.\n", IRQ_USBD);
  847. /* Restore old index */
  848. udc_write(idx, S3C2410_UDC_INDEX_REG);
  849. spin_unlock_irqrestore(&dev->lock, flags);
  850. return IRQ_HANDLED;
  851. }
  852. /*------------------------- s3c2410_ep_ops ----------------------------------*/
  853. static inline struct s3c2410_ep *to_s3c2410_ep(struct usb_ep *ep)
  854. {
  855. return container_of(ep, struct s3c2410_ep, ep);
  856. }
  857. static inline struct s3c2410_udc *to_s3c2410_udc(struct usb_gadget *gadget)
  858. {
  859. return container_of(gadget, struct s3c2410_udc, gadget);
  860. }
  861. static inline struct s3c2410_request *to_s3c2410_req(struct usb_request *req)
  862. {
  863. return container_of(req, struct s3c2410_request, req);
  864. }
  865. /*
  866. * s3c2410_udc_ep_enable
  867. */
  868. static int s3c2410_udc_ep_enable(struct usb_ep *_ep,
  869. const struct usb_endpoint_descriptor *desc)
  870. {
  871. struct s3c2410_udc *dev;
  872. struct s3c2410_ep *ep;
  873. u32 max, tmp;
  874. unsigned long flags;
  875. u32 csr1,csr2;
  876. u32 int_en_reg;
  877. ep = to_s3c2410_ep(_ep);
  878. if (!_ep || !desc || ep->desc
  879. || _ep->name == ep0name
  880. || desc->bDescriptorType != USB_DT_ENDPOINT)
  881. return -EINVAL;
  882. dev = ep->dev;
  883. if (!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN)
  884. return -ESHUTDOWN;
  885. max = usb_endpoint_maxp(desc) & 0x1fff;
  886. local_irq_save (flags);
  887. _ep->maxpacket = max & 0x7ff;
  888. ep->desc = desc;
  889. ep->halted = 0;
  890. ep->bEndpointAddress = desc->bEndpointAddress;
  891. /* set max packet */
  892. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  893. udc_write(max >> 3, S3C2410_UDC_MAXP_REG);
  894. /* set type, direction, address; reset fifo counters */
  895. if (desc->bEndpointAddress & USB_DIR_IN) {
  896. csr1 = S3C2410_UDC_ICSR1_FFLUSH|S3C2410_UDC_ICSR1_CLRDT;
  897. csr2 = S3C2410_UDC_ICSR2_MODEIN|S3C2410_UDC_ICSR2_DMAIEN;
  898. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  899. udc_write(csr1, S3C2410_UDC_IN_CSR1_REG);
  900. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  901. udc_write(csr2, S3C2410_UDC_IN_CSR2_REG);
  902. } else {
  903. /* don't flush in fifo or it will cause endpoint interrupt */
  904. csr1 = S3C2410_UDC_ICSR1_CLRDT;
  905. csr2 = S3C2410_UDC_ICSR2_DMAIEN;
  906. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  907. udc_write(csr1, S3C2410_UDC_IN_CSR1_REG);
  908. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  909. udc_write(csr2, S3C2410_UDC_IN_CSR2_REG);
  910. csr1 = S3C2410_UDC_OCSR1_FFLUSH | S3C2410_UDC_OCSR1_CLRDT;
  911. csr2 = S3C2410_UDC_OCSR2_DMAIEN;
  912. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  913. udc_write(csr1, S3C2410_UDC_OUT_CSR1_REG);
  914. udc_write(ep->num, S3C2410_UDC_INDEX_REG);
  915. udc_write(csr2, S3C2410_UDC_OUT_CSR2_REG);
  916. }
  917. /* enable irqs */
  918. int_en_reg = udc_read(S3C2410_UDC_EP_INT_EN_REG);
  919. udc_write(int_en_reg | (1 << ep->num), S3C2410_UDC_EP_INT_EN_REG);
  920. /* print some debug message */
  921. tmp = desc->bEndpointAddress;
  922. dprintk (DEBUG_NORMAL, "enable %s(%d) ep%x%s-blk max %02x\n",
  923. _ep->name,ep->num, tmp,
  924. desc->bEndpointAddress & USB_DIR_IN ? "in" : "out", max);
  925. local_irq_restore (flags);
  926. s3c2410_udc_set_halt(_ep, 0);
  927. return 0;
  928. }
  929. /*
  930. * s3c2410_udc_ep_disable
  931. */
  932. static int s3c2410_udc_ep_disable(struct usb_ep *_ep)
  933. {
  934. struct s3c2410_ep *ep = to_s3c2410_ep(_ep);
  935. unsigned long flags;
  936. u32 int_en_reg;
  937. if (!_ep || !ep->desc) {
  938. dprintk(DEBUG_NORMAL, "%s not enabled\n",
  939. _ep ? ep->ep.name : NULL);
  940. return -EINVAL;
  941. }
  942. local_irq_save(flags);
  943. dprintk(DEBUG_NORMAL, "ep_disable: %s\n", _ep->name);
  944. ep->desc = NULL;
  945. ep->halted = 1;
  946. s3c2410_udc_nuke (ep->dev, ep, -ESHUTDOWN);
  947. /* disable irqs */
  948. int_en_reg = udc_read(S3C2410_UDC_EP_INT_EN_REG);
  949. udc_write(int_en_reg & ~(1<<ep->num), S3C2410_UDC_EP_INT_EN_REG);
  950. local_irq_restore(flags);
  951. dprintk(DEBUG_NORMAL, "%s disabled\n", _ep->name);
  952. return 0;
  953. }
  954. /*
  955. * s3c2410_udc_alloc_request
  956. */
  957. static struct usb_request *
  958. s3c2410_udc_alloc_request(struct usb_ep *_ep, gfp_t mem_flags)
  959. {
  960. struct s3c2410_request *req;
  961. dprintk(DEBUG_VERBOSE,"%s(%p,%d)\n", __func__, _ep, mem_flags);
  962. if (!_ep)
  963. return NULL;
  964. req = kzalloc (sizeof(struct s3c2410_request), mem_flags);
  965. if (!req)
  966. return NULL;
  967. INIT_LIST_HEAD (&req->queue);
  968. return &req->req;
  969. }
  970. /*
  971. * s3c2410_udc_free_request
  972. */
  973. static void
  974. s3c2410_udc_free_request(struct usb_ep *_ep, struct usb_request *_req)
  975. {
  976. struct s3c2410_ep *ep = to_s3c2410_ep(_ep);
  977. struct s3c2410_request *req = to_s3c2410_req(_req);
  978. dprintk(DEBUG_VERBOSE, "%s(%p,%p)\n", __func__, _ep, _req);
  979. if (!ep || !_req || (!ep->desc && _ep->name != ep0name))
  980. return;
  981. WARN_ON (!list_empty (&req->queue));
  982. kfree(req);
  983. }
  984. /*
  985. * s3c2410_udc_queue
  986. */
  987. static int s3c2410_udc_queue(struct usb_ep *_ep, struct usb_request *_req,
  988. gfp_t gfp_flags)
  989. {
  990. struct s3c2410_request *req = to_s3c2410_req(_req);
  991. struct s3c2410_ep *ep = to_s3c2410_ep(_ep);
  992. struct s3c2410_udc *dev;
  993. u32 ep_csr = 0;
  994. int fifo_count = 0;
  995. unsigned long flags;
  996. if (unlikely (!_ep || (!ep->desc && ep->ep.name != ep0name))) {
  997. dprintk(DEBUG_NORMAL, "%s: invalid args\n", __func__);
  998. return -EINVAL;
  999. }
  1000. dev = ep->dev;
  1001. if (unlikely (!dev->driver
  1002. || dev->gadget.speed == USB_SPEED_UNKNOWN)) {
  1003. return -ESHUTDOWN;
  1004. }
  1005. local_irq_save (flags);
  1006. if (unlikely(!_req || !_req->complete
  1007. || !_req->buf || !list_empty(&req->queue))) {
  1008. if (!_req)
  1009. dprintk(DEBUG_NORMAL, "%s: 1 X X X\n", __func__);
  1010. else {
  1011. dprintk(DEBUG_NORMAL, "%s: 0 %01d %01d %01d\n",
  1012. __func__, !_req->complete,!_req->buf,
  1013. !list_empty(&req->queue));
  1014. }
  1015. local_irq_restore(flags);
  1016. return -EINVAL;
  1017. }
  1018. _req->status = -EINPROGRESS;
  1019. _req->actual = 0;
  1020. dprintk(DEBUG_VERBOSE, "%s: ep%x len %d\n",
  1021. __func__, ep->bEndpointAddress, _req->length);
  1022. if (ep->bEndpointAddress) {
  1023. udc_write(ep->bEndpointAddress & 0x7F, S3C2410_UDC_INDEX_REG);
  1024. ep_csr = udc_read((ep->bEndpointAddress & USB_DIR_IN)
  1025. ? S3C2410_UDC_IN_CSR1_REG
  1026. : S3C2410_UDC_OUT_CSR1_REG);
  1027. fifo_count = s3c2410_udc_fifo_count_out();
  1028. } else {
  1029. udc_write(0, S3C2410_UDC_INDEX_REG);
  1030. ep_csr = udc_read(S3C2410_UDC_IN_CSR1_REG);
  1031. fifo_count = s3c2410_udc_fifo_count_out();
  1032. }
  1033. /* kickstart this i/o queue? */
  1034. if (list_empty(&ep->queue) && !ep->halted) {
  1035. if (ep->bEndpointAddress == 0 /* ep0 */) {
  1036. switch (dev->ep0state) {
  1037. case EP0_IN_DATA_PHASE:
  1038. if (!(ep_csr&S3C2410_UDC_EP0_CSR_IPKRDY)
  1039. && s3c2410_udc_write_fifo(ep,
  1040. req)) {
  1041. dev->ep0state = EP0_IDLE;
  1042. req = NULL;
  1043. }
  1044. break;
  1045. case EP0_OUT_DATA_PHASE:
  1046. if ((!_req->length)
  1047. || ((ep_csr & S3C2410_UDC_OCSR1_PKTRDY)
  1048. && s3c2410_udc_read_fifo(ep,
  1049. req))) {
  1050. dev->ep0state = EP0_IDLE;
  1051. req = NULL;
  1052. }
  1053. break;
  1054. default:
  1055. local_irq_restore(flags);
  1056. return -EL2HLT;
  1057. }
  1058. } else if ((ep->bEndpointAddress & USB_DIR_IN) != 0
  1059. && (!(ep_csr&S3C2410_UDC_OCSR1_PKTRDY))
  1060. && s3c2410_udc_write_fifo(ep, req)) {
  1061. req = NULL;
  1062. } else if ((ep_csr & S3C2410_UDC_OCSR1_PKTRDY)
  1063. && fifo_count
  1064. && s3c2410_udc_read_fifo(ep, req)) {
  1065. req = NULL;
  1066. }
  1067. }
  1068. /* pio or dma irq handler advances the queue. */
  1069. if (likely (req != 0))
  1070. list_add_tail(&req->queue, &ep->queue);
  1071. local_irq_restore(flags);
  1072. dprintk(DEBUG_VERBOSE, "%s ok\n", __func__);
  1073. return 0;
  1074. }
  1075. /*
  1076. * s3c2410_udc_dequeue
  1077. */
  1078. static int s3c2410_udc_dequeue(struct usb_ep *_ep, struct usb_request *_req)
  1079. {
  1080. struct s3c2410_ep *ep = to_s3c2410_ep(_ep);
  1081. struct s3c2410_udc *udc;
  1082. int retval = -EINVAL;
  1083. unsigned long flags;
  1084. struct s3c2410_request *req = NULL;
  1085. dprintk(DEBUG_VERBOSE, "%s(%p,%p)\n", __func__, _ep, _req);
  1086. if (!the_controller->driver)
  1087. return -ESHUTDOWN;
  1088. if (!_ep || !_req)
  1089. return retval;
  1090. udc = to_s3c2410_udc(ep->gadget);
  1091. local_irq_save (flags);
  1092. list_for_each_entry (req, &ep->queue, queue) {
  1093. if (&req->req == _req) {
  1094. list_del_init (&req->queue);
  1095. _req->status = -ECONNRESET;
  1096. retval = 0;
  1097. break;
  1098. }
  1099. }
  1100. if (retval == 0) {
  1101. dprintk(DEBUG_VERBOSE,
  1102. "dequeued req %p from %s, len %d buf %p\n",
  1103. req, _ep->name, _req->length, _req->buf);
  1104. s3c2410_udc_done(ep, req, -ECONNRESET);
  1105. }
  1106. local_irq_restore (flags);
  1107. return retval;
  1108. }
  1109. /*
  1110. * s3c2410_udc_set_halt
  1111. */
  1112. static int s3c2410_udc_set_halt(struct usb_ep *_ep, int value)
  1113. {
  1114. struct s3c2410_ep *ep = to_s3c2410_ep(_ep);
  1115. u32 ep_csr = 0;
  1116. unsigned long flags;
  1117. u32 idx;
  1118. if (unlikely (!_ep || (!ep->desc && ep->ep.name != ep0name))) {
  1119. dprintk(DEBUG_NORMAL, "%s: inval 2\n", __func__);
  1120. return -EINVAL;
  1121. }
  1122. local_irq_save (flags);
  1123. idx = ep->bEndpointAddress & 0x7F;
  1124. if (idx == 0) {
  1125. s3c2410_udc_set_ep0_ss(base_addr);
  1126. s3c2410_udc_set_ep0_de_out(base_addr);
  1127. } else {
  1128. udc_write(idx, S3C2410_UDC_INDEX_REG);
  1129. ep_csr = udc_read((ep->bEndpointAddress &USB_DIR_IN)
  1130. ? S3C2410_UDC_IN_CSR1_REG
  1131. : S3C2410_UDC_OUT_CSR1_REG);
  1132. if ((ep->bEndpointAddress & USB_DIR_IN) != 0) {
  1133. if (value)
  1134. udc_write(ep_csr | S3C2410_UDC_ICSR1_SENDSTL,
  1135. S3C2410_UDC_IN_CSR1_REG);
  1136. else {
  1137. ep_csr &= ~S3C2410_UDC_ICSR1_SENDSTL;
  1138. udc_write(ep_csr, S3C2410_UDC_IN_CSR1_REG);
  1139. ep_csr |= S3C2410_UDC_ICSR1_CLRDT;
  1140. udc_write(ep_csr, S3C2410_UDC_IN_CSR1_REG);
  1141. }
  1142. } else {
  1143. if (value)
  1144. udc_write(ep_csr | S3C2410_UDC_OCSR1_SENDSTL,
  1145. S3C2410_UDC_OUT_CSR1_REG);
  1146. else {
  1147. ep_csr &= ~S3C2410_UDC_OCSR1_SENDSTL;
  1148. udc_write(ep_csr, S3C2410_UDC_OUT_CSR1_REG);
  1149. ep_csr |= S3C2410_UDC_OCSR1_CLRDT;
  1150. udc_write(ep_csr, S3C2410_UDC_OUT_CSR1_REG);
  1151. }
  1152. }
  1153. }
  1154. ep->halted = value ? 1 : 0;
  1155. local_irq_restore (flags);
  1156. return 0;
  1157. }
  1158. static const struct usb_ep_ops s3c2410_ep_ops = {
  1159. .enable = s3c2410_udc_ep_enable,
  1160. .disable = s3c2410_udc_ep_disable,
  1161. .alloc_request = s3c2410_udc_alloc_request,
  1162. .free_request = s3c2410_udc_free_request,
  1163. .queue = s3c2410_udc_queue,
  1164. .dequeue = s3c2410_udc_dequeue,
  1165. .set_halt = s3c2410_udc_set_halt,
  1166. };
  1167. /*------------------------- usb_gadget_ops ----------------------------------*/
  1168. /*
  1169. * s3c2410_udc_get_frame
  1170. */
  1171. static int s3c2410_udc_get_frame(struct usb_gadget *_gadget)
  1172. {
  1173. int tmp;
  1174. dprintk(DEBUG_VERBOSE, "%s()\n", __func__);
  1175. tmp = udc_read(S3C2410_UDC_FRAME_NUM2_REG) << 8;
  1176. tmp |= udc_read(S3C2410_UDC_FRAME_NUM1_REG);
  1177. return tmp;
  1178. }
  1179. /*
  1180. * s3c2410_udc_wakeup
  1181. */
  1182. static int s3c2410_udc_wakeup(struct usb_gadget *_gadget)
  1183. {
  1184. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1185. return 0;
  1186. }
  1187. /*
  1188. * s3c2410_udc_set_selfpowered
  1189. */
  1190. static int s3c2410_udc_set_selfpowered(struct usb_gadget *gadget, int value)
  1191. {
  1192. struct s3c2410_udc *udc = to_s3c2410_udc(gadget);
  1193. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1194. if (value)
  1195. udc->devstatus |= (1 << USB_DEVICE_SELF_POWERED);
  1196. else
  1197. udc->devstatus &= ~(1 << USB_DEVICE_SELF_POWERED);
  1198. return 0;
  1199. }
  1200. static void s3c2410_udc_disable(struct s3c2410_udc *dev);
  1201. static void s3c2410_udc_enable(struct s3c2410_udc *dev);
  1202. static int s3c2410_udc_set_pullup(struct s3c2410_udc *udc, int is_on)
  1203. {
  1204. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1205. if (udc_info && (udc_info->udc_command ||
  1206. gpio_is_valid(udc_info->pullup_pin))) {
  1207. if (is_on)
  1208. s3c2410_udc_enable(udc);
  1209. else {
  1210. if (udc->gadget.speed != USB_SPEED_UNKNOWN) {
  1211. if (udc->driver && udc->driver->disconnect)
  1212. udc->driver->disconnect(&udc->gadget);
  1213. }
  1214. s3c2410_udc_disable(udc);
  1215. }
  1216. }
  1217. else
  1218. return -EOPNOTSUPP;
  1219. return 0;
  1220. }
  1221. static int s3c2410_udc_vbus_session(struct usb_gadget *gadget, int is_active)
  1222. {
  1223. struct s3c2410_udc *udc = to_s3c2410_udc(gadget);
  1224. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1225. udc->vbus = (is_active != 0);
  1226. s3c2410_udc_set_pullup(udc, is_active);
  1227. return 0;
  1228. }
  1229. static int s3c2410_udc_pullup(struct usb_gadget *gadget, int is_on)
  1230. {
  1231. struct s3c2410_udc *udc = to_s3c2410_udc(gadget);
  1232. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1233. s3c2410_udc_set_pullup(udc, is_on ? 0 : 1);
  1234. return 0;
  1235. }
  1236. static irqreturn_t s3c2410_udc_vbus_irq(int irq, void *_dev)
  1237. {
  1238. struct s3c2410_udc *dev = _dev;
  1239. unsigned int value;
  1240. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1241. value = gpio_get_value(udc_info->vbus_pin) ? 1 : 0;
  1242. if (udc_info->vbus_pin_inverted)
  1243. value = !value;
  1244. if (value != dev->vbus)
  1245. s3c2410_udc_vbus_session(&dev->gadget, value);
  1246. return IRQ_HANDLED;
  1247. }
  1248. static int s3c2410_vbus_draw(struct usb_gadget *_gadget, unsigned ma)
  1249. {
  1250. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1251. if (udc_info && udc_info->vbus_draw) {
  1252. udc_info->vbus_draw(ma);
  1253. return 0;
  1254. }
  1255. return -ENOTSUPP;
  1256. }
  1257. static int s3c2410_udc_start(struct usb_gadget_driver *driver,
  1258. int (*bind)(struct usb_gadget *));
  1259. static int s3c2410_udc_stop(struct usb_gadget_driver *driver);
  1260. static const struct usb_gadget_ops s3c2410_ops = {
  1261. .get_frame = s3c2410_udc_get_frame,
  1262. .wakeup = s3c2410_udc_wakeup,
  1263. .set_selfpowered = s3c2410_udc_set_selfpowered,
  1264. .pullup = s3c2410_udc_pullup,
  1265. .vbus_session = s3c2410_udc_vbus_session,
  1266. .vbus_draw = s3c2410_vbus_draw,
  1267. .start = s3c2410_udc_start,
  1268. .stop = s3c2410_udc_stop,
  1269. };
  1270. static void s3c2410_udc_command(enum s3c2410_udc_cmd_e cmd)
  1271. {
  1272. if (!udc_info)
  1273. return;
  1274. if (udc_info->udc_command) {
  1275. udc_info->udc_command(cmd);
  1276. } else if (gpio_is_valid(udc_info->pullup_pin)) {
  1277. int value;
  1278. switch (cmd) {
  1279. case S3C2410_UDC_P_ENABLE:
  1280. value = 1;
  1281. break;
  1282. case S3C2410_UDC_P_DISABLE:
  1283. value = 0;
  1284. break;
  1285. default:
  1286. return;
  1287. }
  1288. value ^= udc_info->pullup_pin_inverted;
  1289. gpio_set_value(udc_info->pullup_pin, value);
  1290. }
  1291. }
  1292. /*------------------------- gadget driver handling---------------------------*/
  1293. /*
  1294. * s3c2410_udc_disable
  1295. */
  1296. static void s3c2410_udc_disable(struct s3c2410_udc *dev)
  1297. {
  1298. dprintk(DEBUG_NORMAL, "%s()\n", __func__);
  1299. /* Disable all interrupts */
  1300. udc_write(0x00, S3C2410_UDC_USB_INT_EN_REG);
  1301. udc_write(0x00, S3C2410_UDC_EP_INT_EN_REG);
  1302. /* Clear the interrupt registers */
  1303. udc_write(S3C2410_UDC_USBINT_RESET
  1304. | S3C2410_UDC_USBINT_RESUME
  1305. | S3C2410_UDC_USBINT_SUSPEND,
  1306. S3C2410_UDC_USB_INT_REG);
  1307. udc_write(0x1F, S3C2410_UDC_EP_INT_REG);
  1308. /* Good bye, cruel world */
  1309. s3c2410_udc_command(S3C2410_UDC_P_DISABLE);
  1310. /* Set speed to unknown */
  1311. dev->gadget.speed = USB_SPEED_UNKNOWN;
  1312. }
  1313. /*
  1314. * s3c2410_udc_reinit
  1315. */
  1316. static void s3c2410_udc_reinit(struct s3c2410_udc *dev)
  1317. {
  1318. u32 i;
  1319. /* device/ep0 records init */
  1320. INIT_LIST_HEAD (&dev->gadget.ep_list);
  1321. INIT_LIST_HEAD (&dev->gadget.ep0->ep_list);
  1322. dev->ep0state = EP0_IDLE;
  1323. for (i = 0; i < S3C2410_ENDPOINTS; i++) {
  1324. struct s3c2410_ep *ep = &dev->ep[i];
  1325. if (i != 0)
  1326. list_add_tail (&ep->ep.ep_list, &dev->gadget.ep_list);
  1327. ep->dev = dev;
  1328. ep->desc = NULL;
  1329. ep->halted = 0;
  1330. INIT_LIST_HEAD (&ep->queue);
  1331. }
  1332. }
  1333. /*
  1334. * s3c2410_udc_enable
  1335. */
  1336. static void s3c2410_udc_enable(struct s3c2410_udc *dev)
  1337. {
  1338. int i;
  1339. dprintk(DEBUG_NORMAL, "s3c2410_udc_enable called\n");
  1340. /* dev->gadget.speed = USB_SPEED_UNKNOWN; */
  1341. dev->gadget.speed = USB_SPEED_FULL;
  1342. /* Set MAXP for all endpoints */
  1343. for (i = 0; i < S3C2410_ENDPOINTS; i++) {
  1344. udc_write(i, S3C2410_UDC_INDEX_REG);
  1345. udc_write((dev->ep[i].ep.maxpacket & 0x7ff) >> 3,
  1346. S3C2410_UDC_MAXP_REG);
  1347. }
  1348. /* Set default power state */
  1349. udc_write(DEFAULT_POWER_STATE, S3C2410_UDC_PWR_REG);
  1350. /* Enable reset and suspend interrupt interrupts */
  1351. udc_write(S3C2410_UDC_USBINT_RESET | S3C2410_UDC_USBINT_SUSPEND,
  1352. S3C2410_UDC_USB_INT_EN_REG);
  1353. /* Enable ep0 interrupt */
  1354. udc_write(S3C2410_UDC_INT_EP0, S3C2410_UDC_EP_INT_EN_REG);
  1355. /* time to say "hello, world" */
  1356. s3c2410_udc_command(S3C2410_UDC_P_ENABLE);
  1357. }
  1358. static int s3c2410_udc_start(struct usb_gadget_driver *driver,
  1359. int (*bind)(struct usb_gadget *))
  1360. {
  1361. struct s3c2410_udc *udc = the_controller;
  1362. int retval;
  1363. dprintk(DEBUG_NORMAL, "%s() '%s'\n", __func__, driver->driver.name);
  1364. /* Sanity checks */
  1365. if (!udc)
  1366. return -ENODEV;
  1367. if (udc->driver)
  1368. return -EBUSY;
  1369. if (!bind || !driver->setup || driver->speed < USB_SPEED_FULL) {
  1370. printk(KERN_ERR "Invalid driver: bind %p setup %p speed %d\n",
  1371. bind, driver->setup, driver->speed);
  1372. return -EINVAL;
  1373. }
  1374. #if defined(MODULE)
  1375. if (!driver->unbind) {
  1376. printk(KERN_ERR "Invalid driver: no unbind method\n");
  1377. return -EINVAL;
  1378. }
  1379. #endif
  1380. /* Hook the driver */
  1381. udc->driver = driver;
  1382. udc->gadget.dev.driver = &driver->driver;
  1383. /* Bind the driver */
  1384. if ((retval = device_add(&udc->gadget.dev)) != 0) {
  1385. printk(KERN_ERR "Error in device_add() : %d\n",retval);
  1386. goto register_error;
  1387. }
  1388. dprintk(DEBUG_NORMAL, "binding gadget driver '%s'\n",
  1389. driver->driver.name);
  1390. if ((retval = bind(&udc->gadget)) != 0) {
  1391. device_del(&udc->gadget.dev);
  1392. goto register_error;
  1393. }
  1394. /* Enable udc */
  1395. s3c2410_udc_enable(udc);
  1396. return 0;
  1397. register_error:
  1398. udc->driver = NULL;
  1399. udc->gadget.dev.driver = NULL;
  1400. return retval;
  1401. }
  1402. static int s3c2410_udc_stop(struct usb_gadget_driver *driver)
  1403. {
  1404. struct s3c2410_udc *udc = the_controller;
  1405. if (!udc)
  1406. return -ENODEV;
  1407. if (!driver || driver != udc->driver || !driver->unbind)
  1408. return -EINVAL;
  1409. dprintk(DEBUG_NORMAL, "usb_gadget_unregister_driver() '%s'\n",
  1410. driver->driver.name);
  1411. /* report disconnect */
  1412. if (driver->disconnect)
  1413. driver->disconnect(&udc->gadget);
  1414. driver->unbind(&udc->gadget);
  1415. device_del(&udc->gadget.dev);
  1416. udc->driver = NULL;
  1417. /* Disable udc */
  1418. s3c2410_udc_disable(udc);
  1419. return 0;
  1420. }
  1421. /*---------------------------------------------------------------------------*/
  1422. static struct s3c2410_udc memory = {
  1423. .gadget = {
  1424. .ops = &s3c2410_ops,
  1425. .ep0 = &memory.ep[0].ep,
  1426. .name = gadget_name,
  1427. .dev = {
  1428. .init_name = "gadget",
  1429. },
  1430. },
  1431. /* control endpoint */
  1432. .ep[0] = {
  1433. .num = 0,
  1434. .ep = {
  1435. .name = ep0name,
  1436. .ops = &s3c2410_ep_ops,
  1437. .maxpacket = EP0_FIFO_SIZE,
  1438. },
  1439. .dev = &memory,
  1440. },
  1441. /* first group of endpoints */
  1442. .ep[1] = {
  1443. .num = 1,
  1444. .ep = {
  1445. .name = "ep1-bulk",
  1446. .ops = &s3c2410_ep_ops,
  1447. .maxpacket = EP_FIFO_SIZE,
  1448. },
  1449. .dev = &memory,
  1450. .fifo_size = EP_FIFO_SIZE,
  1451. .bEndpointAddress = 1,
  1452. .bmAttributes = USB_ENDPOINT_XFER_BULK,
  1453. },
  1454. .ep[2] = {
  1455. .num = 2,
  1456. .ep = {
  1457. .name = "ep2-bulk",
  1458. .ops = &s3c2410_ep_ops,
  1459. .maxpacket = EP_FIFO_SIZE,
  1460. },
  1461. .dev = &memory,
  1462. .fifo_size = EP_FIFO_SIZE,
  1463. .bEndpointAddress = 2,
  1464. .bmAttributes = USB_ENDPOINT_XFER_BULK,
  1465. },
  1466. .ep[3] = {
  1467. .num = 3,
  1468. .ep = {
  1469. .name = "ep3-bulk",
  1470. .ops = &s3c2410_ep_ops,
  1471. .maxpacket = EP_FIFO_SIZE,
  1472. },
  1473. .dev = &memory,
  1474. .fifo_size = EP_FIFO_SIZE,
  1475. .bEndpointAddress = 3,
  1476. .bmAttributes = USB_ENDPOINT_XFER_BULK,
  1477. },
  1478. .ep[4] = {
  1479. .num = 4,
  1480. .ep = {
  1481. .name = "ep4-bulk",
  1482. .ops = &s3c2410_ep_ops,
  1483. .maxpacket = EP_FIFO_SIZE,
  1484. },
  1485. .dev = &memory,
  1486. .fifo_size = EP_FIFO_SIZE,
  1487. .bEndpointAddress = 4,
  1488. .bmAttributes = USB_ENDPOINT_XFER_BULK,
  1489. }
  1490. };
  1491. /*
  1492. * probe - binds to the platform device
  1493. */
  1494. static int s3c2410_udc_probe(struct platform_device *pdev)
  1495. {
  1496. struct s3c2410_udc *udc = &memory;
  1497. struct device *dev = &pdev->dev;
  1498. int retval;
  1499. int irq;
  1500. dev_dbg(dev, "%s()\n", __func__);
  1501. usb_bus_clock = clk_get(NULL, "usb-bus-gadget");
  1502. if (IS_ERR(usb_bus_clock)) {
  1503. dev_err(dev, "failed to get usb bus clock source\n");
  1504. return PTR_ERR(usb_bus_clock);
  1505. }
  1506. clk_enable(usb_bus_clock);
  1507. udc_clock = clk_get(NULL, "usb-device");
  1508. if (IS_ERR(udc_clock)) {
  1509. dev_err(dev, "failed to get udc clock source\n");
  1510. return PTR_ERR(udc_clock);
  1511. }
  1512. clk_enable(udc_clock);
  1513. mdelay(10);
  1514. dev_dbg(dev, "got and enabled clocks\n");
  1515. if (strncmp(pdev->name, "s3c2440", 7) == 0) {
  1516. dev_info(dev, "S3C2440: increasing FIFO to 128 bytes\n");
  1517. memory.ep[1].fifo_size = S3C2440_EP_FIFO_SIZE;
  1518. memory.ep[2].fifo_size = S3C2440_EP_FIFO_SIZE;
  1519. memory.ep[3].fifo_size = S3C2440_EP_FIFO_SIZE;
  1520. memory.ep[4].fifo_size = S3C2440_EP_FIFO_SIZE;
  1521. }
  1522. spin_lock_init (&udc->lock);
  1523. udc_info = pdev->dev.platform_data;
  1524. rsrc_start = S3C2410_PA_USBDEV;
  1525. rsrc_len = S3C24XX_SZ_USBDEV;
  1526. if (!request_mem_region(rsrc_start, rsrc_len, gadget_name))
  1527. return -EBUSY;
  1528. base_addr = ioremap(rsrc_start, rsrc_len);
  1529. if (!base_addr) {
  1530. retval = -ENOMEM;
  1531. goto err_mem;
  1532. }
  1533. device_initialize(&udc->gadget.dev);
  1534. udc->gadget.dev.parent = &pdev->dev;
  1535. udc->gadget.dev.dma_mask = pdev->dev.dma_mask;
  1536. the_controller = udc;
  1537. platform_set_drvdata(pdev, udc);
  1538. s3c2410_udc_disable(udc);
  1539. s3c2410_udc_reinit(udc);
  1540. /* irq setup after old hardware state is cleaned up */
  1541. retval = request_irq(IRQ_USBD, s3c2410_udc_irq,
  1542. 0, gadget_name, udc);
  1543. if (retval != 0) {
  1544. dev_err(dev, "cannot get irq %i, err %d\n", IRQ_USBD, retval);
  1545. retval = -EBUSY;
  1546. goto err_map;
  1547. }
  1548. dev_dbg(dev, "got irq %i\n", IRQ_USBD);
  1549. if (udc_info && udc_info->vbus_pin > 0) {
  1550. retval = gpio_request(udc_info->vbus_pin, "udc vbus");
  1551. if (retval < 0) {
  1552. dev_err(dev, "cannot claim vbus pin\n");
  1553. goto err_int;
  1554. }
  1555. irq = gpio_to_irq(udc_info->vbus_pin);
  1556. if (irq < 0) {
  1557. dev_err(dev, "no irq for gpio vbus pin\n");
  1558. goto err_gpio_claim;
  1559. }
  1560. retval = request_irq(irq, s3c2410_udc_vbus_irq,
  1561. IRQF_TRIGGER_RISING
  1562. | IRQF_TRIGGER_FALLING | IRQF_SHARED,
  1563. gadget_name, udc);
  1564. if (retval != 0) {
  1565. dev_err(dev, "can't get vbus irq %d, err %d\n",
  1566. irq, retval);
  1567. retval = -EBUSY;
  1568. goto err_gpio_claim;
  1569. }
  1570. dev_dbg(dev, "got irq %i\n", irq);
  1571. } else {
  1572. udc->vbus = 1;
  1573. }
  1574. if (udc_info && !udc_info->udc_command &&
  1575. gpio_is_valid(udc_info->pullup_pin)) {
  1576. retval = gpio_request_one(udc_info->pullup_pin,
  1577. udc_info->vbus_pin_inverted ?
  1578. GPIOF_OUT_INIT_HIGH : GPIOF_OUT_INIT_LOW,
  1579. "udc pullup");
  1580. if (retval)
  1581. goto err_vbus_irq;
  1582. }
  1583. retval = usb_add_gadget_udc(&pdev->dev, &udc->gadget);
  1584. if (retval)
  1585. goto err_add_udc;
  1586. if (s3c2410_udc_debugfs_root) {
  1587. udc->regs_info = debugfs_create_file("registers", S_IRUGO,
  1588. s3c2410_udc_debugfs_root,
  1589. udc, &s3c2410_udc_debugfs_fops);
  1590. if (!udc->regs_info)
  1591. dev_warn(dev, "debugfs file creation failed\n");
  1592. }
  1593. dev_dbg(dev, "probe ok\n");
  1594. return 0;
  1595. err_add_udc:
  1596. if (udc_info && !udc_info->udc_command &&
  1597. gpio_is_valid(udc_info->pullup_pin))
  1598. gpio_free(udc_info->pullup_pin);
  1599. err_vbus_irq:
  1600. if (udc_info && udc_info->vbus_pin > 0)
  1601. free_irq(gpio_to_irq(udc_info->vbus_pin), udc);
  1602. err_gpio_claim:
  1603. if (udc_info && udc_info->vbus_pin > 0)
  1604. gpio_free(udc_info->vbus_pin);
  1605. err_int:
  1606. free_irq(IRQ_USBD, udc);
  1607. err_map:
  1608. iounmap(base_addr);
  1609. err_mem:
  1610. release_mem_region(rsrc_start, rsrc_len);
  1611. return retval;
  1612. }
  1613. /*
  1614. * s3c2410_udc_remove
  1615. */
  1616. static int s3c2410_udc_remove(struct platform_device *pdev)
  1617. {
  1618. struct s3c2410_udc *udc = platform_get_drvdata(pdev);
  1619. unsigned int irq;
  1620. dev_dbg(&pdev->dev, "%s()\n", __func__);
  1621. usb_del_gadget_udc(&udc->gadget);
  1622. if (udc->driver)
  1623. return -EBUSY;
  1624. debugfs_remove(udc->regs_info);
  1625. if (udc_info && !udc_info->udc_command &&
  1626. gpio_is_valid(udc_info->pullup_pin))
  1627. gpio_free(udc_info->pullup_pin);
  1628. if (udc_info && udc_info->vbus_pin > 0) {
  1629. irq = gpio_to_irq(udc_info->vbus_pin);
  1630. free_irq(irq, udc);
  1631. }
  1632. free_irq(IRQ_USBD, udc);
  1633. iounmap(base_addr);
  1634. release_mem_region(rsrc_start, rsrc_len);
  1635. platform_set_drvdata(pdev, NULL);
  1636. if (!IS_ERR(udc_clock) && udc_clock != NULL) {
  1637. clk_disable(udc_clock);
  1638. clk_put(udc_clock);
  1639. udc_clock = NULL;
  1640. }
  1641. if (!IS_ERR(usb_bus_clock) && usb_bus_clock != NULL) {
  1642. clk_disable(usb_bus_clock);
  1643. clk_put(usb_bus_clock);
  1644. usb_bus_clock = NULL;
  1645. }
  1646. dev_dbg(&pdev->dev, "%s: remove ok\n", __func__);
  1647. return 0;
  1648. }
  1649. #ifdef CONFIG_PM
  1650. static int s3c2410_udc_suspend(struct platform_device *pdev, pm_message_t message)
  1651. {
  1652. s3c2410_udc_command(S3C2410_UDC_P_DISABLE);
  1653. return 0;
  1654. }
  1655. static int s3c2410_udc_resume(struct platform_device *pdev)
  1656. {
  1657. s3c2410_udc_command(S3C2410_UDC_P_ENABLE);
  1658. return 0;
  1659. }
  1660. #else
  1661. #define s3c2410_udc_suspend NULL
  1662. #define s3c2410_udc_resume NULL
  1663. #endif
  1664. static const struct platform_device_id s3c_udc_ids[] = {
  1665. { "s3c2410-usbgadget", },
  1666. { "s3c2440-usbgadget", },
  1667. { }
  1668. };
  1669. MODULE_DEVICE_TABLE(platform, s3c_udc_ids);
  1670. static struct platform_driver udc_driver_24x0 = {
  1671. .driver = {
  1672. .name = "s3c24x0-usbgadget",
  1673. .owner = THIS_MODULE,
  1674. },
  1675. .probe = s3c2410_udc_probe,
  1676. .remove = s3c2410_udc_remove,
  1677. .suspend = s3c2410_udc_suspend,
  1678. .resume = s3c2410_udc_resume,
  1679. .id_table = s3c_udc_ids,
  1680. };
  1681. static int __init udc_init(void)
  1682. {
  1683. int retval;
  1684. dprintk(DEBUG_NORMAL, "%s: version %s\n", gadget_name, DRIVER_VERSION);
  1685. s3c2410_udc_debugfs_root = debugfs_create_dir(gadget_name, NULL);
  1686. if (IS_ERR(s3c2410_udc_debugfs_root)) {
  1687. printk(KERN_ERR "%s: debugfs dir creation failed %ld\n",
  1688. gadget_name, PTR_ERR(s3c2410_udc_debugfs_root));
  1689. s3c2410_udc_debugfs_root = NULL;
  1690. }
  1691. retval = platform_driver_register(&udc_driver_24x0);
  1692. if (retval)
  1693. goto err;
  1694. return 0;
  1695. err:
  1696. debugfs_remove(s3c2410_udc_debugfs_root);
  1697. return retval;
  1698. }
  1699. static void __exit udc_exit(void)
  1700. {
  1701. platform_driver_unregister(&udc_driver_24x0);
  1702. debugfs_remove(s3c2410_udc_debugfs_root);
  1703. }
  1704. module_init(udc_init);
  1705. module_exit(udc_exit);
  1706. MODULE_AUTHOR(DRIVER_AUTHOR);
  1707. MODULE_DESCRIPTION(DRIVER_DESC);
  1708. MODULE_VERSION(DRIVER_VERSION);
  1709. MODULE_LICENSE("GPL");