mxser.c 69 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746
  1. /*
  2. * mxser.c -- MOXA Smartio/Industio family multiport serial driver.
  3. *
  4. * Copyright (C) 1999-2006 Moxa Technologies (support@moxa.com).
  5. * Copyright (C) 2006-2008 Jiri Slaby <jirislaby@gmail.com>
  6. *
  7. * This code is loosely based on the 1.8 moxa driver which is based on
  8. * Linux serial driver, written by Linus Torvalds, Theodore T'so and
  9. * others.
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or
  14. * (at your option) any later version.
  15. *
  16. * Fed through a cleanup, indent and remove of non 2.6 code by Alan Cox
  17. * <alan@lxorguk.ukuu.org.uk>. The original 1.8 code is available on
  18. * www.moxa.com.
  19. * - Fixed x86_64 cleanness
  20. */
  21. #include <linux/module.h>
  22. #include <linux/errno.h>
  23. #include <linux/signal.h>
  24. #include <linux/sched.h>
  25. #include <linux/timer.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/tty.h>
  28. #include <linux/tty_flip.h>
  29. #include <linux/serial.h>
  30. #include <linux/serial_reg.h>
  31. #include <linux/major.h>
  32. #include <linux/string.h>
  33. #include <linux/fcntl.h>
  34. #include <linux/ptrace.h>
  35. #include <linux/ioport.h>
  36. #include <linux/mm.h>
  37. #include <linux/delay.h>
  38. #include <linux/pci.h>
  39. #include <linux/bitops.h>
  40. #include <linux/slab.h>
  41. #include <linux/ratelimit.h>
  42. #include <asm/system.h>
  43. #include <asm/io.h>
  44. #include <asm/irq.h>
  45. #include <asm/uaccess.h>
  46. #include "mxser.h"
  47. #define MXSER_VERSION "2.0.5" /* 1.14 */
  48. #define MXSERMAJOR 174
  49. #define MXSER_BOARDS 4 /* Max. boards */
  50. #define MXSER_PORTS_PER_BOARD 8 /* Max. ports per board */
  51. #define MXSER_PORTS (MXSER_BOARDS * MXSER_PORTS_PER_BOARD)
  52. #define MXSER_ISR_PASS_LIMIT 100
  53. /*CheckIsMoxaMust return value*/
  54. #define MOXA_OTHER_UART 0x00
  55. #define MOXA_MUST_MU150_HWID 0x01
  56. #define MOXA_MUST_MU860_HWID 0x02
  57. #define WAKEUP_CHARS 256
  58. #define UART_MCR_AFE 0x20
  59. #define UART_LSR_SPECIAL 0x1E
  60. #define PCI_DEVICE_ID_POS104UL 0x1044
  61. #define PCI_DEVICE_ID_CB108 0x1080
  62. #define PCI_DEVICE_ID_CP102UF 0x1023
  63. #define PCI_DEVICE_ID_CP112UL 0x1120
  64. #define PCI_DEVICE_ID_CB114 0x1142
  65. #define PCI_DEVICE_ID_CP114UL 0x1143
  66. #define PCI_DEVICE_ID_CB134I 0x1341
  67. #define PCI_DEVICE_ID_CP138U 0x1380
  68. #define C168_ASIC_ID 1
  69. #define C104_ASIC_ID 2
  70. #define C102_ASIC_ID 0xB
  71. #define CI132_ASIC_ID 4
  72. #define CI134_ASIC_ID 3
  73. #define CI104J_ASIC_ID 5
  74. #define MXSER_HIGHBAUD 1
  75. #define MXSER_HAS2 2
  76. /* This is only for PCI */
  77. static const struct {
  78. int type;
  79. int tx_fifo;
  80. int rx_fifo;
  81. int xmit_fifo_size;
  82. int rx_high_water;
  83. int rx_trigger;
  84. int rx_low_water;
  85. long max_baud;
  86. } Gpci_uart_info[] = {
  87. {MOXA_OTHER_UART, 16, 16, 16, 14, 14, 1, 921600L},
  88. {MOXA_MUST_MU150_HWID, 64, 64, 64, 48, 48, 16, 230400L},
  89. {MOXA_MUST_MU860_HWID, 128, 128, 128, 96, 96, 32, 921600L}
  90. };
  91. #define UART_INFO_NUM ARRAY_SIZE(Gpci_uart_info)
  92. struct mxser_cardinfo {
  93. char *name;
  94. unsigned int nports;
  95. unsigned int flags;
  96. };
  97. static const struct mxser_cardinfo mxser_cards[] = {
  98. /* 0*/ { "C168 series", 8, },
  99. { "C104 series", 4, },
  100. { "CI-104J series", 4, },
  101. { "C168H/PCI series", 8, },
  102. { "C104H/PCI series", 4, },
  103. /* 5*/ { "C102 series", 4, MXSER_HAS2 }, /* C102-ISA */
  104. { "CI-132 series", 4, MXSER_HAS2 },
  105. { "CI-134 series", 4, },
  106. { "CP-132 series", 2, },
  107. { "CP-114 series", 4, },
  108. /*10*/ { "CT-114 series", 4, },
  109. { "CP-102 series", 2, MXSER_HIGHBAUD },
  110. { "CP-104U series", 4, },
  111. { "CP-168U series", 8, },
  112. { "CP-132U series", 2, },
  113. /*15*/ { "CP-134U series", 4, },
  114. { "CP-104JU series", 4, },
  115. { "Moxa UC7000 Serial", 8, }, /* RC7000 */
  116. { "CP-118U series", 8, },
  117. { "CP-102UL series", 2, },
  118. /*20*/ { "CP-102U series", 2, },
  119. { "CP-118EL series", 8, },
  120. { "CP-168EL series", 8, },
  121. { "CP-104EL series", 4, },
  122. { "CB-108 series", 8, },
  123. /*25*/ { "CB-114 series", 4, },
  124. { "CB-134I series", 4, },
  125. { "CP-138U series", 8, },
  126. { "POS-104UL series", 4, },
  127. { "CP-114UL series", 4, },
  128. /*30*/ { "CP-102UF series", 2, },
  129. { "CP-112UL series", 2, },
  130. };
  131. /* driver_data correspond to the lines in the structure above
  132. see also ISA probe function before you change something */
  133. static struct pci_device_id mxser_pcibrds[] = {
  134. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_C168), .driver_data = 3 },
  135. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_C104), .driver_data = 4 },
  136. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP132), .driver_data = 8 },
  137. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP114), .driver_data = 9 },
  138. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CT114), .driver_data = 10 },
  139. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102), .driver_data = 11 },
  140. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104U), .driver_data = 12 },
  141. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP168U), .driver_data = 13 },
  142. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP132U), .driver_data = 14 },
  143. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP134U), .driver_data = 15 },
  144. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104JU),.driver_data = 16 },
  145. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_RC7000), .driver_data = 17 },
  146. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP118U), .driver_data = 18 },
  147. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102UL),.driver_data = 19 },
  148. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102U), .driver_data = 20 },
  149. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP118EL),.driver_data = 21 },
  150. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP168EL),.driver_data = 22 },
  151. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104EL),.driver_data = 23 },
  152. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB108), .driver_data = 24 },
  153. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB114), .driver_data = 25 },
  154. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB134I), .driver_data = 26 },
  155. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP138U), .driver_data = 27 },
  156. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_POS104UL), .driver_data = 28 },
  157. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP114UL), .driver_data = 29 },
  158. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP102UF), .driver_data = 30 },
  159. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP112UL), .driver_data = 31 },
  160. { }
  161. };
  162. MODULE_DEVICE_TABLE(pci, mxser_pcibrds);
  163. static unsigned long ioaddr[MXSER_BOARDS];
  164. static int ttymajor = MXSERMAJOR;
  165. /* Variables for insmod */
  166. MODULE_AUTHOR("Casper Yang");
  167. MODULE_DESCRIPTION("MOXA Smartio/Industio Family Multiport Board Device Driver");
  168. module_param_array(ioaddr, ulong, NULL, 0);
  169. MODULE_PARM_DESC(ioaddr, "ISA io addresses to look for a moxa board");
  170. module_param(ttymajor, int, 0);
  171. MODULE_LICENSE("GPL");
  172. struct mxser_log {
  173. int tick;
  174. unsigned long rxcnt[MXSER_PORTS];
  175. unsigned long txcnt[MXSER_PORTS];
  176. };
  177. struct mxser_mon {
  178. unsigned long rxcnt;
  179. unsigned long txcnt;
  180. unsigned long up_rxcnt;
  181. unsigned long up_txcnt;
  182. int modem_status;
  183. unsigned char hold_reason;
  184. };
  185. struct mxser_mon_ext {
  186. unsigned long rx_cnt[32];
  187. unsigned long tx_cnt[32];
  188. unsigned long up_rxcnt[32];
  189. unsigned long up_txcnt[32];
  190. int modem_status[32];
  191. long baudrate[32];
  192. int databits[32];
  193. int stopbits[32];
  194. int parity[32];
  195. int flowctrl[32];
  196. int fifo[32];
  197. int iftype[32];
  198. };
  199. struct mxser_board;
  200. struct mxser_port {
  201. struct tty_port port;
  202. struct mxser_board *board;
  203. unsigned long ioaddr;
  204. unsigned long opmode_ioaddr;
  205. int max_baud;
  206. int rx_high_water;
  207. int rx_trigger; /* Rx fifo trigger level */
  208. int rx_low_water;
  209. int baud_base; /* max. speed */
  210. int type; /* UART type */
  211. int x_char; /* xon/xoff character */
  212. int IER; /* Interrupt Enable Register */
  213. int MCR; /* Modem control register */
  214. unsigned char stop_rx;
  215. unsigned char ldisc_stop_rx;
  216. int custom_divisor;
  217. unsigned char err_shadow;
  218. struct async_icount icount; /* kernel counters for 4 input interrupts */
  219. int timeout;
  220. int read_status_mask;
  221. int ignore_status_mask;
  222. int xmit_fifo_size;
  223. int xmit_head;
  224. int xmit_tail;
  225. int xmit_cnt;
  226. struct ktermios normal_termios;
  227. struct mxser_mon mon_data;
  228. spinlock_t slock;
  229. };
  230. struct mxser_board {
  231. unsigned int idx;
  232. int irq;
  233. const struct mxser_cardinfo *info;
  234. unsigned long vector;
  235. unsigned long vector_mask;
  236. int chip_flag;
  237. int uart_type;
  238. struct mxser_port ports[MXSER_PORTS_PER_BOARD];
  239. };
  240. struct mxser_mstatus {
  241. tcflag_t cflag;
  242. int cts;
  243. int dsr;
  244. int ri;
  245. int dcd;
  246. };
  247. static struct mxser_board mxser_boards[MXSER_BOARDS];
  248. static struct tty_driver *mxvar_sdriver;
  249. static struct mxser_log mxvar_log;
  250. static int mxser_set_baud_method[MXSER_PORTS + 1];
  251. static void mxser_enable_must_enchance_mode(unsigned long baseio)
  252. {
  253. u8 oldlcr;
  254. u8 efr;
  255. oldlcr = inb(baseio + UART_LCR);
  256. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  257. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  258. efr |= MOXA_MUST_EFR_EFRB_ENABLE;
  259. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  260. outb(oldlcr, baseio + UART_LCR);
  261. }
  262. #ifdef CONFIG_PCI
  263. static void mxser_disable_must_enchance_mode(unsigned long baseio)
  264. {
  265. u8 oldlcr;
  266. u8 efr;
  267. oldlcr = inb(baseio + UART_LCR);
  268. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  269. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  270. efr &= ~MOXA_MUST_EFR_EFRB_ENABLE;
  271. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  272. outb(oldlcr, baseio + UART_LCR);
  273. }
  274. #endif
  275. static void mxser_set_must_xon1_value(unsigned long baseio, u8 value)
  276. {
  277. u8 oldlcr;
  278. u8 efr;
  279. oldlcr = inb(baseio + UART_LCR);
  280. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  281. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  282. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  283. efr |= MOXA_MUST_EFR_BANK0;
  284. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  285. outb(value, baseio + MOXA_MUST_XON1_REGISTER);
  286. outb(oldlcr, baseio + UART_LCR);
  287. }
  288. static void mxser_set_must_xoff1_value(unsigned long baseio, u8 value)
  289. {
  290. u8 oldlcr;
  291. u8 efr;
  292. oldlcr = inb(baseio + UART_LCR);
  293. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  294. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  295. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  296. efr |= MOXA_MUST_EFR_BANK0;
  297. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  298. outb(value, baseio + MOXA_MUST_XOFF1_REGISTER);
  299. outb(oldlcr, baseio + UART_LCR);
  300. }
  301. static void mxser_set_must_fifo_value(struct mxser_port *info)
  302. {
  303. u8 oldlcr;
  304. u8 efr;
  305. oldlcr = inb(info->ioaddr + UART_LCR);
  306. outb(MOXA_MUST_ENTER_ENCHANCE, info->ioaddr + UART_LCR);
  307. efr = inb(info->ioaddr + MOXA_MUST_EFR_REGISTER);
  308. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  309. efr |= MOXA_MUST_EFR_BANK1;
  310. outb(efr, info->ioaddr + MOXA_MUST_EFR_REGISTER);
  311. outb((u8)info->rx_high_water, info->ioaddr + MOXA_MUST_RBRTH_REGISTER);
  312. outb((u8)info->rx_trigger, info->ioaddr + MOXA_MUST_RBRTI_REGISTER);
  313. outb((u8)info->rx_low_water, info->ioaddr + MOXA_MUST_RBRTL_REGISTER);
  314. outb(oldlcr, info->ioaddr + UART_LCR);
  315. }
  316. static void mxser_set_must_enum_value(unsigned long baseio, u8 value)
  317. {
  318. u8 oldlcr;
  319. u8 efr;
  320. oldlcr = inb(baseio + UART_LCR);
  321. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  322. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  323. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  324. efr |= MOXA_MUST_EFR_BANK2;
  325. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  326. outb(value, baseio + MOXA_MUST_ENUM_REGISTER);
  327. outb(oldlcr, baseio + UART_LCR);
  328. }
  329. #ifdef CONFIG_PCI
  330. static void mxser_get_must_hardware_id(unsigned long baseio, u8 *pId)
  331. {
  332. u8 oldlcr;
  333. u8 efr;
  334. oldlcr = inb(baseio + UART_LCR);
  335. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  336. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  337. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  338. efr |= MOXA_MUST_EFR_BANK2;
  339. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  340. *pId = inb(baseio + MOXA_MUST_HWID_REGISTER);
  341. outb(oldlcr, baseio + UART_LCR);
  342. }
  343. #endif
  344. static void SET_MOXA_MUST_NO_SOFTWARE_FLOW_CONTROL(unsigned long baseio)
  345. {
  346. u8 oldlcr;
  347. u8 efr;
  348. oldlcr = inb(baseio + UART_LCR);
  349. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  350. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  351. efr &= ~MOXA_MUST_EFR_SF_MASK;
  352. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  353. outb(oldlcr, baseio + UART_LCR);
  354. }
  355. static void mxser_enable_must_tx_software_flow_control(unsigned long baseio)
  356. {
  357. u8 oldlcr;
  358. u8 efr;
  359. oldlcr = inb(baseio + UART_LCR);
  360. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  361. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  362. efr &= ~MOXA_MUST_EFR_SF_TX_MASK;
  363. efr |= MOXA_MUST_EFR_SF_TX1;
  364. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  365. outb(oldlcr, baseio + UART_LCR);
  366. }
  367. static void mxser_disable_must_tx_software_flow_control(unsigned long baseio)
  368. {
  369. u8 oldlcr;
  370. u8 efr;
  371. oldlcr = inb(baseio + UART_LCR);
  372. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  373. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  374. efr &= ~MOXA_MUST_EFR_SF_TX_MASK;
  375. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  376. outb(oldlcr, baseio + UART_LCR);
  377. }
  378. static void mxser_enable_must_rx_software_flow_control(unsigned long baseio)
  379. {
  380. u8 oldlcr;
  381. u8 efr;
  382. oldlcr = inb(baseio + UART_LCR);
  383. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  384. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  385. efr &= ~MOXA_MUST_EFR_SF_RX_MASK;
  386. efr |= MOXA_MUST_EFR_SF_RX1;
  387. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  388. outb(oldlcr, baseio + UART_LCR);
  389. }
  390. static void mxser_disable_must_rx_software_flow_control(unsigned long baseio)
  391. {
  392. u8 oldlcr;
  393. u8 efr;
  394. oldlcr = inb(baseio + UART_LCR);
  395. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  396. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  397. efr &= ~MOXA_MUST_EFR_SF_RX_MASK;
  398. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  399. outb(oldlcr, baseio + UART_LCR);
  400. }
  401. #ifdef CONFIG_PCI
  402. static int __devinit CheckIsMoxaMust(unsigned long io)
  403. {
  404. u8 oldmcr, hwid;
  405. int i;
  406. outb(0, io + UART_LCR);
  407. mxser_disable_must_enchance_mode(io);
  408. oldmcr = inb(io + UART_MCR);
  409. outb(0, io + UART_MCR);
  410. mxser_set_must_xon1_value(io, 0x11);
  411. if ((hwid = inb(io + UART_MCR)) != 0) {
  412. outb(oldmcr, io + UART_MCR);
  413. return MOXA_OTHER_UART;
  414. }
  415. mxser_get_must_hardware_id(io, &hwid);
  416. for (i = 1; i < UART_INFO_NUM; i++) { /* 0 = OTHER_UART */
  417. if (hwid == Gpci_uart_info[i].type)
  418. return (int)hwid;
  419. }
  420. return MOXA_OTHER_UART;
  421. }
  422. #endif
  423. static void process_txrx_fifo(struct mxser_port *info)
  424. {
  425. int i;
  426. if ((info->type == PORT_16450) || (info->type == PORT_8250)) {
  427. info->rx_trigger = 1;
  428. info->rx_high_water = 1;
  429. info->rx_low_water = 1;
  430. info->xmit_fifo_size = 1;
  431. } else
  432. for (i = 0; i < UART_INFO_NUM; i++)
  433. if (info->board->chip_flag == Gpci_uart_info[i].type) {
  434. info->rx_trigger = Gpci_uart_info[i].rx_trigger;
  435. info->rx_low_water = Gpci_uart_info[i].rx_low_water;
  436. info->rx_high_water = Gpci_uart_info[i].rx_high_water;
  437. info->xmit_fifo_size = Gpci_uart_info[i].xmit_fifo_size;
  438. break;
  439. }
  440. }
  441. static unsigned char mxser_get_msr(int baseaddr, int mode, int port)
  442. {
  443. static unsigned char mxser_msr[MXSER_PORTS + 1];
  444. unsigned char status = 0;
  445. status = inb(baseaddr + UART_MSR);
  446. mxser_msr[port] &= 0x0F;
  447. mxser_msr[port] |= status;
  448. status = mxser_msr[port];
  449. if (mode)
  450. mxser_msr[port] = 0;
  451. return status;
  452. }
  453. static int mxser_carrier_raised(struct tty_port *port)
  454. {
  455. struct mxser_port *mp = container_of(port, struct mxser_port, port);
  456. return (inb(mp->ioaddr + UART_MSR) & UART_MSR_DCD)?1:0;
  457. }
  458. static void mxser_dtr_rts(struct tty_port *port, int on)
  459. {
  460. struct mxser_port *mp = container_of(port, struct mxser_port, port);
  461. unsigned long flags;
  462. spin_lock_irqsave(&mp->slock, flags);
  463. if (on)
  464. outb(inb(mp->ioaddr + UART_MCR) |
  465. UART_MCR_DTR | UART_MCR_RTS, mp->ioaddr + UART_MCR);
  466. else
  467. outb(inb(mp->ioaddr + UART_MCR)&~(UART_MCR_DTR | UART_MCR_RTS),
  468. mp->ioaddr + UART_MCR);
  469. spin_unlock_irqrestore(&mp->slock, flags);
  470. }
  471. static int mxser_set_baud(struct tty_struct *tty, long newspd)
  472. {
  473. struct mxser_port *info = tty->driver_data;
  474. int quot = 0, baud;
  475. unsigned char cval;
  476. if (!info->ioaddr)
  477. return -1;
  478. if (newspd > info->max_baud)
  479. return -1;
  480. if (newspd == 134) {
  481. quot = 2 * info->baud_base / 269;
  482. tty_encode_baud_rate(tty, 134, 134);
  483. } else if (newspd) {
  484. quot = info->baud_base / newspd;
  485. if (quot == 0)
  486. quot = 1;
  487. baud = info->baud_base/quot;
  488. tty_encode_baud_rate(tty, baud, baud);
  489. } else {
  490. quot = 0;
  491. }
  492. info->timeout = ((info->xmit_fifo_size * HZ * 10 * quot) / info->baud_base);
  493. info->timeout += HZ / 50; /* Add .02 seconds of slop */
  494. if (quot) {
  495. info->MCR |= UART_MCR_DTR;
  496. outb(info->MCR, info->ioaddr + UART_MCR);
  497. } else {
  498. info->MCR &= ~UART_MCR_DTR;
  499. outb(info->MCR, info->ioaddr + UART_MCR);
  500. return 0;
  501. }
  502. cval = inb(info->ioaddr + UART_LCR);
  503. outb(cval | UART_LCR_DLAB, info->ioaddr + UART_LCR); /* set DLAB */
  504. outb(quot & 0xff, info->ioaddr + UART_DLL); /* LS of divisor */
  505. outb(quot >> 8, info->ioaddr + UART_DLM); /* MS of divisor */
  506. outb(cval, info->ioaddr + UART_LCR); /* reset DLAB */
  507. #ifdef BOTHER
  508. if (C_BAUD(tty) == BOTHER) {
  509. quot = info->baud_base % newspd;
  510. quot *= 8;
  511. if (quot % newspd > newspd / 2) {
  512. quot /= newspd;
  513. quot++;
  514. } else
  515. quot /= newspd;
  516. mxser_set_must_enum_value(info->ioaddr, quot);
  517. } else
  518. #endif
  519. mxser_set_must_enum_value(info->ioaddr, 0);
  520. return 0;
  521. }
  522. /*
  523. * This routine is called to set the UART divisor registers to match
  524. * the specified baud rate for a serial port.
  525. */
  526. static int mxser_change_speed(struct tty_struct *tty,
  527. struct ktermios *old_termios)
  528. {
  529. struct mxser_port *info = tty->driver_data;
  530. unsigned cflag, cval, fcr;
  531. int ret = 0;
  532. unsigned char status;
  533. cflag = tty->termios->c_cflag;
  534. if (!info->ioaddr)
  535. return ret;
  536. if (mxser_set_baud_method[tty->index] == 0)
  537. mxser_set_baud(tty, tty_get_baud_rate(tty));
  538. /* byte size and parity */
  539. switch (cflag & CSIZE) {
  540. case CS5:
  541. cval = 0x00;
  542. break;
  543. case CS6:
  544. cval = 0x01;
  545. break;
  546. case CS7:
  547. cval = 0x02;
  548. break;
  549. case CS8:
  550. cval = 0x03;
  551. break;
  552. default:
  553. cval = 0x00;
  554. break; /* too keep GCC shut... */
  555. }
  556. if (cflag & CSTOPB)
  557. cval |= 0x04;
  558. if (cflag & PARENB)
  559. cval |= UART_LCR_PARITY;
  560. if (!(cflag & PARODD))
  561. cval |= UART_LCR_EPAR;
  562. if (cflag & CMSPAR)
  563. cval |= UART_LCR_SPAR;
  564. if ((info->type == PORT_8250) || (info->type == PORT_16450)) {
  565. if (info->board->chip_flag) {
  566. fcr = UART_FCR_ENABLE_FIFO;
  567. fcr |= MOXA_MUST_FCR_GDA_MODE_ENABLE;
  568. mxser_set_must_fifo_value(info);
  569. } else
  570. fcr = 0;
  571. } else {
  572. fcr = UART_FCR_ENABLE_FIFO;
  573. if (info->board->chip_flag) {
  574. fcr |= MOXA_MUST_FCR_GDA_MODE_ENABLE;
  575. mxser_set_must_fifo_value(info);
  576. } else {
  577. switch (info->rx_trigger) {
  578. case 1:
  579. fcr |= UART_FCR_TRIGGER_1;
  580. break;
  581. case 4:
  582. fcr |= UART_FCR_TRIGGER_4;
  583. break;
  584. case 8:
  585. fcr |= UART_FCR_TRIGGER_8;
  586. break;
  587. default:
  588. fcr |= UART_FCR_TRIGGER_14;
  589. break;
  590. }
  591. }
  592. }
  593. /* CTS flow control flag and modem status interrupts */
  594. info->IER &= ~UART_IER_MSI;
  595. info->MCR &= ~UART_MCR_AFE;
  596. if (cflag & CRTSCTS) {
  597. info->port.flags |= ASYNC_CTS_FLOW;
  598. info->IER |= UART_IER_MSI;
  599. if ((info->type == PORT_16550A) || (info->board->chip_flag)) {
  600. info->MCR |= UART_MCR_AFE;
  601. } else {
  602. status = inb(info->ioaddr + UART_MSR);
  603. if (tty->hw_stopped) {
  604. if (status & UART_MSR_CTS) {
  605. tty->hw_stopped = 0;
  606. if (info->type != PORT_16550A &&
  607. !info->board->chip_flag) {
  608. outb(info->IER & ~UART_IER_THRI,
  609. info->ioaddr +
  610. UART_IER);
  611. info->IER |= UART_IER_THRI;
  612. outb(info->IER, info->ioaddr +
  613. UART_IER);
  614. }
  615. tty_wakeup(tty);
  616. }
  617. } else {
  618. if (!(status & UART_MSR_CTS)) {
  619. tty->hw_stopped = 1;
  620. if ((info->type != PORT_16550A) &&
  621. (!info->board->chip_flag)) {
  622. info->IER &= ~UART_IER_THRI;
  623. outb(info->IER, info->ioaddr +
  624. UART_IER);
  625. }
  626. }
  627. }
  628. }
  629. } else {
  630. info->port.flags &= ~ASYNC_CTS_FLOW;
  631. }
  632. outb(info->MCR, info->ioaddr + UART_MCR);
  633. if (cflag & CLOCAL) {
  634. info->port.flags &= ~ASYNC_CHECK_CD;
  635. } else {
  636. info->port.flags |= ASYNC_CHECK_CD;
  637. info->IER |= UART_IER_MSI;
  638. }
  639. outb(info->IER, info->ioaddr + UART_IER);
  640. /*
  641. * Set up parity check flag
  642. */
  643. info->read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
  644. if (I_INPCK(tty))
  645. info->read_status_mask |= UART_LSR_FE | UART_LSR_PE;
  646. if (I_BRKINT(tty) || I_PARMRK(tty))
  647. info->read_status_mask |= UART_LSR_BI;
  648. info->ignore_status_mask = 0;
  649. if (I_IGNBRK(tty)) {
  650. info->ignore_status_mask |= UART_LSR_BI;
  651. info->read_status_mask |= UART_LSR_BI;
  652. /*
  653. * If we're ignore parity and break indicators, ignore
  654. * overruns too. (For real raw support).
  655. */
  656. if (I_IGNPAR(tty)) {
  657. info->ignore_status_mask |=
  658. UART_LSR_OE |
  659. UART_LSR_PE |
  660. UART_LSR_FE;
  661. info->read_status_mask |=
  662. UART_LSR_OE |
  663. UART_LSR_PE |
  664. UART_LSR_FE;
  665. }
  666. }
  667. if (info->board->chip_flag) {
  668. mxser_set_must_xon1_value(info->ioaddr, START_CHAR(tty));
  669. mxser_set_must_xoff1_value(info->ioaddr, STOP_CHAR(tty));
  670. if (I_IXON(tty)) {
  671. mxser_enable_must_rx_software_flow_control(
  672. info->ioaddr);
  673. } else {
  674. mxser_disable_must_rx_software_flow_control(
  675. info->ioaddr);
  676. }
  677. if (I_IXOFF(tty)) {
  678. mxser_enable_must_tx_software_flow_control(
  679. info->ioaddr);
  680. } else {
  681. mxser_disable_must_tx_software_flow_control(
  682. info->ioaddr);
  683. }
  684. }
  685. outb(fcr, info->ioaddr + UART_FCR); /* set fcr */
  686. outb(cval, info->ioaddr + UART_LCR);
  687. return ret;
  688. }
  689. static void mxser_check_modem_status(struct tty_struct *tty,
  690. struct mxser_port *port, int status)
  691. {
  692. /* update input line counters */
  693. if (status & UART_MSR_TERI)
  694. port->icount.rng++;
  695. if (status & UART_MSR_DDSR)
  696. port->icount.dsr++;
  697. if (status & UART_MSR_DDCD)
  698. port->icount.dcd++;
  699. if (status & UART_MSR_DCTS)
  700. port->icount.cts++;
  701. port->mon_data.modem_status = status;
  702. wake_up_interruptible(&port->port.delta_msr_wait);
  703. if ((port->port.flags & ASYNC_CHECK_CD) && (status & UART_MSR_DDCD)) {
  704. if (status & UART_MSR_DCD)
  705. wake_up_interruptible(&port->port.open_wait);
  706. }
  707. if (port->port.flags & ASYNC_CTS_FLOW) {
  708. if (tty->hw_stopped) {
  709. if (status & UART_MSR_CTS) {
  710. tty->hw_stopped = 0;
  711. if ((port->type != PORT_16550A) &&
  712. (!port->board->chip_flag)) {
  713. outb(port->IER & ~UART_IER_THRI,
  714. port->ioaddr + UART_IER);
  715. port->IER |= UART_IER_THRI;
  716. outb(port->IER, port->ioaddr +
  717. UART_IER);
  718. }
  719. tty_wakeup(tty);
  720. }
  721. } else {
  722. if (!(status & UART_MSR_CTS)) {
  723. tty->hw_stopped = 1;
  724. if (port->type != PORT_16550A &&
  725. !port->board->chip_flag) {
  726. port->IER &= ~UART_IER_THRI;
  727. outb(port->IER, port->ioaddr +
  728. UART_IER);
  729. }
  730. }
  731. }
  732. }
  733. }
  734. static int mxser_activate(struct tty_port *port, struct tty_struct *tty)
  735. {
  736. struct mxser_port *info = container_of(port, struct mxser_port, port);
  737. unsigned long page;
  738. unsigned long flags;
  739. page = __get_free_page(GFP_KERNEL);
  740. if (!page)
  741. return -ENOMEM;
  742. spin_lock_irqsave(&info->slock, flags);
  743. if (!info->ioaddr || !info->type) {
  744. set_bit(TTY_IO_ERROR, &tty->flags);
  745. free_page(page);
  746. spin_unlock_irqrestore(&info->slock, flags);
  747. return 0;
  748. }
  749. info->port.xmit_buf = (unsigned char *) page;
  750. /*
  751. * Clear the FIFO buffers and disable them
  752. * (they will be reenabled in mxser_change_speed())
  753. */
  754. if (info->board->chip_flag)
  755. outb((UART_FCR_CLEAR_RCVR |
  756. UART_FCR_CLEAR_XMIT |
  757. MOXA_MUST_FCR_GDA_MODE_ENABLE), info->ioaddr + UART_FCR);
  758. else
  759. outb((UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT),
  760. info->ioaddr + UART_FCR);
  761. /*
  762. * At this point there's no way the LSR could still be 0xFF;
  763. * if it is, then bail out, because there's likely no UART
  764. * here.
  765. */
  766. if (inb(info->ioaddr + UART_LSR) == 0xff) {
  767. spin_unlock_irqrestore(&info->slock, flags);
  768. if (capable(CAP_SYS_ADMIN)) {
  769. set_bit(TTY_IO_ERROR, &tty->flags);
  770. return 0;
  771. } else
  772. return -ENODEV;
  773. }
  774. /*
  775. * Clear the interrupt registers.
  776. */
  777. (void) inb(info->ioaddr + UART_LSR);
  778. (void) inb(info->ioaddr + UART_RX);
  779. (void) inb(info->ioaddr + UART_IIR);
  780. (void) inb(info->ioaddr + UART_MSR);
  781. /*
  782. * Now, initialize the UART
  783. */
  784. outb(UART_LCR_WLEN8, info->ioaddr + UART_LCR); /* reset DLAB */
  785. info->MCR = UART_MCR_DTR | UART_MCR_RTS;
  786. outb(info->MCR, info->ioaddr + UART_MCR);
  787. /*
  788. * Finally, enable interrupts
  789. */
  790. info->IER = UART_IER_MSI | UART_IER_RLSI | UART_IER_RDI;
  791. if (info->board->chip_flag)
  792. info->IER |= MOXA_MUST_IER_EGDAI;
  793. outb(info->IER, info->ioaddr + UART_IER); /* enable interrupts */
  794. /*
  795. * And clear the interrupt registers again for luck.
  796. */
  797. (void) inb(info->ioaddr + UART_LSR);
  798. (void) inb(info->ioaddr + UART_RX);
  799. (void) inb(info->ioaddr + UART_IIR);
  800. (void) inb(info->ioaddr + UART_MSR);
  801. clear_bit(TTY_IO_ERROR, &tty->flags);
  802. info->xmit_cnt = info->xmit_head = info->xmit_tail = 0;
  803. /*
  804. * and set the speed of the serial port
  805. */
  806. mxser_change_speed(tty, NULL);
  807. spin_unlock_irqrestore(&info->slock, flags);
  808. return 0;
  809. }
  810. /*
  811. * This routine will shutdown a serial port
  812. */
  813. static void mxser_shutdown_port(struct tty_port *port)
  814. {
  815. struct mxser_port *info = container_of(port, struct mxser_port, port);
  816. unsigned long flags;
  817. spin_lock_irqsave(&info->slock, flags);
  818. /*
  819. * clear delta_msr_wait queue to avoid mem leaks: we may free the irq
  820. * here so the queue might never be waken up
  821. */
  822. wake_up_interruptible(&info->port.delta_msr_wait);
  823. /*
  824. * Free the xmit buffer, if necessary
  825. */
  826. if (info->port.xmit_buf) {
  827. free_page((unsigned long) info->port.xmit_buf);
  828. info->port.xmit_buf = NULL;
  829. }
  830. info->IER = 0;
  831. outb(0x00, info->ioaddr + UART_IER);
  832. /* clear Rx/Tx FIFO's */
  833. if (info->board->chip_flag)
  834. outb(UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT |
  835. MOXA_MUST_FCR_GDA_MODE_ENABLE,
  836. info->ioaddr + UART_FCR);
  837. else
  838. outb(UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT,
  839. info->ioaddr + UART_FCR);
  840. /* read data port to reset things */
  841. (void) inb(info->ioaddr + UART_RX);
  842. if (info->board->chip_flag)
  843. SET_MOXA_MUST_NO_SOFTWARE_FLOW_CONTROL(info->ioaddr);
  844. spin_unlock_irqrestore(&info->slock, flags);
  845. }
  846. /*
  847. * This routine is called whenever a serial port is opened. It
  848. * enables interrupts for a serial port, linking in its async structure into
  849. * the IRQ chain. It also performs the serial-specific
  850. * initialization for the tty structure.
  851. */
  852. static int mxser_open(struct tty_struct *tty, struct file *filp)
  853. {
  854. struct mxser_port *info;
  855. int line;
  856. line = tty->index;
  857. if (line == MXSER_PORTS)
  858. return 0;
  859. if (line < 0 || line > MXSER_PORTS)
  860. return -ENODEV;
  861. info = &mxser_boards[line / MXSER_PORTS_PER_BOARD].ports[line % MXSER_PORTS_PER_BOARD];
  862. if (!info->ioaddr)
  863. return -ENODEV;
  864. tty->driver_data = info;
  865. return tty_port_open(&info->port, tty, filp);
  866. }
  867. static void mxser_flush_buffer(struct tty_struct *tty)
  868. {
  869. struct mxser_port *info = tty->driver_data;
  870. char fcr;
  871. unsigned long flags;
  872. spin_lock_irqsave(&info->slock, flags);
  873. info->xmit_cnt = info->xmit_head = info->xmit_tail = 0;
  874. fcr = inb(info->ioaddr + UART_FCR);
  875. outb((fcr | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT),
  876. info->ioaddr + UART_FCR);
  877. outb(fcr, info->ioaddr + UART_FCR);
  878. spin_unlock_irqrestore(&info->slock, flags);
  879. tty_wakeup(tty);
  880. }
  881. static void mxser_close_port(struct tty_port *port)
  882. {
  883. struct mxser_port *info = container_of(port, struct mxser_port, port);
  884. unsigned long timeout;
  885. /*
  886. * At this point we stop accepting input. To do this, we
  887. * disable the receive line status interrupts, and tell the
  888. * interrupt driver to stop checking the data ready bit in the
  889. * line status register.
  890. */
  891. info->IER &= ~UART_IER_RLSI;
  892. if (info->board->chip_flag)
  893. info->IER &= ~MOXA_MUST_RECV_ISR;
  894. outb(info->IER, info->ioaddr + UART_IER);
  895. /*
  896. * Before we drop DTR, make sure the UART transmitter
  897. * has completely drained; this is especially
  898. * important if there is a transmit FIFO!
  899. */
  900. timeout = jiffies + HZ;
  901. while (!(inb(info->ioaddr + UART_LSR) & UART_LSR_TEMT)) {
  902. schedule_timeout_interruptible(5);
  903. if (time_after(jiffies, timeout))
  904. break;
  905. }
  906. }
  907. /*
  908. * This routine is called when the serial port gets closed. First, we
  909. * wait for the last remaining data to be sent. Then, we unlink its
  910. * async structure from the interrupt chain if necessary, and we free
  911. * that IRQ if nothing is left in the chain.
  912. */
  913. static void mxser_close(struct tty_struct *tty, struct file *filp)
  914. {
  915. struct mxser_port *info = tty->driver_data;
  916. struct tty_port *port = &info->port;
  917. if (tty->index == MXSER_PORTS || info == NULL)
  918. return;
  919. if (tty_port_close_start(port, tty, filp) == 0)
  920. return;
  921. mutex_lock(&port->mutex);
  922. mxser_close_port(port);
  923. mxser_flush_buffer(tty);
  924. mxser_shutdown_port(port);
  925. clear_bit(ASYNCB_INITIALIZED, &port->flags);
  926. mutex_unlock(&port->mutex);
  927. /* Right now the tty_port set is done outside of the close_end helper
  928. as we don't yet have everyone using refcounts */
  929. tty_port_close_end(port, tty);
  930. tty_port_tty_set(port, NULL);
  931. }
  932. static int mxser_write(struct tty_struct *tty, const unsigned char *buf, int count)
  933. {
  934. int c, total = 0;
  935. struct mxser_port *info = tty->driver_data;
  936. unsigned long flags;
  937. if (!info->port.xmit_buf)
  938. return 0;
  939. while (1) {
  940. c = min_t(int, count, min(SERIAL_XMIT_SIZE - info->xmit_cnt - 1,
  941. SERIAL_XMIT_SIZE - info->xmit_head));
  942. if (c <= 0)
  943. break;
  944. memcpy(info->port.xmit_buf + info->xmit_head, buf, c);
  945. spin_lock_irqsave(&info->slock, flags);
  946. info->xmit_head = (info->xmit_head + c) &
  947. (SERIAL_XMIT_SIZE - 1);
  948. info->xmit_cnt += c;
  949. spin_unlock_irqrestore(&info->slock, flags);
  950. buf += c;
  951. count -= c;
  952. total += c;
  953. }
  954. if (info->xmit_cnt && !tty->stopped) {
  955. if (!tty->hw_stopped ||
  956. (info->type == PORT_16550A) ||
  957. (info->board->chip_flag)) {
  958. spin_lock_irqsave(&info->slock, flags);
  959. outb(info->IER & ~UART_IER_THRI, info->ioaddr +
  960. UART_IER);
  961. info->IER |= UART_IER_THRI;
  962. outb(info->IER, info->ioaddr + UART_IER);
  963. spin_unlock_irqrestore(&info->slock, flags);
  964. }
  965. }
  966. return total;
  967. }
  968. static int mxser_put_char(struct tty_struct *tty, unsigned char ch)
  969. {
  970. struct mxser_port *info = tty->driver_data;
  971. unsigned long flags;
  972. if (!info->port.xmit_buf)
  973. return 0;
  974. if (info->xmit_cnt >= SERIAL_XMIT_SIZE - 1)
  975. return 0;
  976. spin_lock_irqsave(&info->slock, flags);
  977. info->port.xmit_buf[info->xmit_head++] = ch;
  978. info->xmit_head &= SERIAL_XMIT_SIZE - 1;
  979. info->xmit_cnt++;
  980. spin_unlock_irqrestore(&info->slock, flags);
  981. if (!tty->stopped) {
  982. if (!tty->hw_stopped ||
  983. (info->type == PORT_16550A) ||
  984. info->board->chip_flag) {
  985. spin_lock_irqsave(&info->slock, flags);
  986. outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
  987. info->IER |= UART_IER_THRI;
  988. outb(info->IER, info->ioaddr + UART_IER);
  989. spin_unlock_irqrestore(&info->slock, flags);
  990. }
  991. }
  992. return 1;
  993. }
  994. static void mxser_flush_chars(struct tty_struct *tty)
  995. {
  996. struct mxser_port *info = tty->driver_data;
  997. unsigned long flags;
  998. if (info->xmit_cnt <= 0 || tty->stopped || !info->port.xmit_buf ||
  999. (tty->hw_stopped && info->type != PORT_16550A &&
  1000. !info->board->chip_flag))
  1001. return;
  1002. spin_lock_irqsave(&info->slock, flags);
  1003. outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
  1004. info->IER |= UART_IER_THRI;
  1005. outb(info->IER, info->ioaddr + UART_IER);
  1006. spin_unlock_irqrestore(&info->slock, flags);
  1007. }
  1008. static int mxser_write_room(struct tty_struct *tty)
  1009. {
  1010. struct mxser_port *info = tty->driver_data;
  1011. int ret;
  1012. ret = SERIAL_XMIT_SIZE - info->xmit_cnt - 1;
  1013. return ret < 0 ? 0 : ret;
  1014. }
  1015. static int mxser_chars_in_buffer(struct tty_struct *tty)
  1016. {
  1017. struct mxser_port *info = tty->driver_data;
  1018. return info->xmit_cnt;
  1019. }
  1020. /*
  1021. * ------------------------------------------------------------
  1022. * friends of mxser_ioctl()
  1023. * ------------------------------------------------------------
  1024. */
  1025. static int mxser_get_serial_info(struct tty_struct *tty,
  1026. struct serial_struct __user *retinfo)
  1027. {
  1028. struct mxser_port *info = tty->driver_data;
  1029. struct serial_struct tmp = {
  1030. .type = info->type,
  1031. .line = tty->index,
  1032. .port = info->ioaddr,
  1033. .irq = info->board->irq,
  1034. .flags = info->port.flags,
  1035. .baud_base = info->baud_base,
  1036. .close_delay = info->port.close_delay,
  1037. .closing_wait = info->port.closing_wait,
  1038. .custom_divisor = info->custom_divisor,
  1039. .hub6 = 0
  1040. };
  1041. if (copy_to_user(retinfo, &tmp, sizeof(*retinfo)))
  1042. return -EFAULT;
  1043. return 0;
  1044. }
  1045. static int mxser_set_serial_info(struct tty_struct *tty,
  1046. struct serial_struct __user *new_info)
  1047. {
  1048. struct mxser_port *info = tty->driver_data;
  1049. struct tty_port *port = &info->port;
  1050. struct serial_struct new_serial;
  1051. speed_t baud;
  1052. unsigned long sl_flags;
  1053. unsigned int flags;
  1054. int retval = 0;
  1055. if (!new_info || !info->ioaddr)
  1056. return -ENODEV;
  1057. if (copy_from_user(&new_serial, new_info, sizeof(new_serial)))
  1058. return -EFAULT;
  1059. if (new_serial.irq != info->board->irq ||
  1060. new_serial.port != info->ioaddr)
  1061. return -EINVAL;
  1062. flags = port->flags & ASYNC_SPD_MASK;
  1063. if (!capable(CAP_SYS_ADMIN)) {
  1064. if ((new_serial.baud_base != info->baud_base) ||
  1065. (new_serial.close_delay != info->port.close_delay) ||
  1066. ((new_serial.flags & ~ASYNC_USR_MASK) != (info->port.flags & ~ASYNC_USR_MASK)))
  1067. return -EPERM;
  1068. info->port.flags = ((info->port.flags & ~ASYNC_USR_MASK) |
  1069. (new_serial.flags & ASYNC_USR_MASK));
  1070. } else {
  1071. /*
  1072. * OK, past this point, all the error checking has been done.
  1073. * At this point, we start making changes.....
  1074. */
  1075. port->flags = ((port->flags & ~ASYNC_FLAGS) |
  1076. (new_serial.flags & ASYNC_FLAGS));
  1077. port->close_delay = new_serial.close_delay * HZ / 100;
  1078. port->closing_wait = new_serial.closing_wait * HZ / 100;
  1079. tty->low_latency = (port->flags & ASYNC_LOW_LATENCY) ? 1 : 0;
  1080. if ((port->flags & ASYNC_SPD_MASK) == ASYNC_SPD_CUST &&
  1081. (new_serial.baud_base != info->baud_base ||
  1082. new_serial.custom_divisor !=
  1083. info->custom_divisor)) {
  1084. if (new_serial.custom_divisor == 0)
  1085. return -EINVAL;
  1086. baud = new_serial.baud_base / new_serial.custom_divisor;
  1087. tty_encode_baud_rate(tty, baud, baud);
  1088. }
  1089. }
  1090. info->type = new_serial.type;
  1091. process_txrx_fifo(info);
  1092. if (test_bit(ASYNCB_INITIALIZED, &port->flags)) {
  1093. if (flags != (port->flags & ASYNC_SPD_MASK)) {
  1094. spin_lock_irqsave(&info->slock, sl_flags);
  1095. mxser_change_speed(tty, NULL);
  1096. spin_unlock_irqrestore(&info->slock, sl_flags);
  1097. }
  1098. } else {
  1099. retval = mxser_activate(port, tty);
  1100. if (retval == 0)
  1101. set_bit(ASYNCB_INITIALIZED, &port->flags);
  1102. }
  1103. return retval;
  1104. }
  1105. /*
  1106. * mxser_get_lsr_info - get line status register info
  1107. *
  1108. * Purpose: Let user call ioctl() to get info when the UART physically
  1109. * is emptied. On bus types like RS485, the transmitter must
  1110. * release the bus after transmitting. This must be done when
  1111. * the transmit shift register is empty, not be done when the
  1112. * transmit holding register is empty. This functionality
  1113. * allows an RS485 driver to be written in user space.
  1114. */
  1115. static int mxser_get_lsr_info(struct mxser_port *info,
  1116. unsigned int __user *value)
  1117. {
  1118. unsigned char status;
  1119. unsigned int result;
  1120. unsigned long flags;
  1121. spin_lock_irqsave(&info->slock, flags);
  1122. status = inb(info->ioaddr + UART_LSR);
  1123. spin_unlock_irqrestore(&info->slock, flags);
  1124. result = ((status & UART_LSR_TEMT) ? TIOCSER_TEMT : 0);
  1125. return put_user(result, value);
  1126. }
  1127. static int mxser_tiocmget(struct tty_struct *tty)
  1128. {
  1129. struct mxser_port *info = tty->driver_data;
  1130. unsigned char control, status;
  1131. unsigned long flags;
  1132. if (tty->index == MXSER_PORTS)
  1133. return -ENOIOCTLCMD;
  1134. if (test_bit(TTY_IO_ERROR, &tty->flags))
  1135. return -EIO;
  1136. control = info->MCR;
  1137. spin_lock_irqsave(&info->slock, flags);
  1138. status = inb(info->ioaddr + UART_MSR);
  1139. if (status & UART_MSR_ANY_DELTA)
  1140. mxser_check_modem_status(tty, info, status);
  1141. spin_unlock_irqrestore(&info->slock, flags);
  1142. return ((control & UART_MCR_RTS) ? TIOCM_RTS : 0) |
  1143. ((control & UART_MCR_DTR) ? TIOCM_DTR : 0) |
  1144. ((status & UART_MSR_DCD) ? TIOCM_CAR : 0) |
  1145. ((status & UART_MSR_RI) ? TIOCM_RNG : 0) |
  1146. ((status & UART_MSR_DSR) ? TIOCM_DSR : 0) |
  1147. ((status & UART_MSR_CTS) ? TIOCM_CTS : 0);
  1148. }
  1149. static int mxser_tiocmset(struct tty_struct *tty,
  1150. unsigned int set, unsigned int clear)
  1151. {
  1152. struct mxser_port *info = tty->driver_data;
  1153. unsigned long flags;
  1154. if (tty->index == MXSER_PORTS)
  1155. return -ENOIOCTLCMD;
  1156. if (test_bit(TTY_IO_ERROR, &tty->flags))
  1157. return -EIO;
  1158. spin_lock_irqsave(&info->slock, flags);
  1159. if (set & TIOCM_RTS)
  1160. info->MCR |= UART_MCR_RTS;
  1161. if (set & TIOCM_DTR)
  1162. info->MCR |= UART_MCR_DTR;
  1163. if (clear & TIOCM_RTS)
  1164. info->MCR &= ~UART_MCR_RTS;
  1165. if (clear & TIOCM_DTR)
  1166. info->MCR &= ~UART_MCR_DTR;
  1167. outb(info->MCR, info->ioaddr + UART_MCR);
  1168. spin_unlock_irqrestore(&info->slock, flags);
  1169. return 0;
  1170. }
  1171. static int __init mxser_program_mode(int port)
  1172. {
  1173. int id, i, j, n;
  1174. outb(0, port);
  1175. outb(0, port);
  1176. outb(0, port);
  1177. (void)inb(port);
  1178. (void)inb(port);
  1179. outb(0, port);
  1180. (void)inb(port);
  1181. id = inb(port + 1) & 0x1F;
  1182. if ((id != C168_ASIC_ID) &&
  1183. (id != C104_ASIC_ID) &&
  1184. (id != C102_ASIC_ID) &&
  1185. (id != CI132_ASIC_ID) &&
  1186. (id != CI134_ASIC_ID) &&
  1187. (id != CI104J_ASIC_ID))
  1188. return -1;
  1189. for (i = 0, j = 0; i < 4; i++) {
  1190. n = inb(port + 2);
  1191. if (n == 'M') {
  1192. j = 1;
  1193. } else if ((j == 1) && (n == 1)) {
  1194. j = 2;
  1195. break;
  1196. } else
  1197. j = 0;
  1198. }
  1199. if (j != 2)
  1200. id = -2;
  1201. return id;
  1202. }
  1203. static void __init mxser_normal_mode(int port)
  1204. {
  1205. int i, n;
  1206. outb(0xA5, port + 1);
  1207. outb(0x80, port + 3);
  1208. outb(12, port + 0); /* 9600 bps */
  1209. outb(0, port + 1);
  1210. outb(0x03, port + 3); /* 8 data bits */
  1211. outb(0x13, port + 4); /* loop back mode */
  1212. for (i = 0; i < 16; i++) {
  1213. n = inb(port + 5);
  1214. if ((n & 0x61) == 0x60)
  1215. break;
  1216. if ((n & 1) == 1)
  1217. (void)inb(port);
  1218. }
  1219. outb(0x00, port + 4);
  1220. }
  1221. #define CHIP_SK 0x01 /* Serial Data Clock in Eprom */
  1222. #define CHIP_DO 0x02 /* Serial Data Output in Eprom */
  1223. #define CHIP_CS 0x04 /* Serial Chip Select in Eprom */
  1224. #define CHIP_DI 0x08 /* Serial Data Input in Eprom */
  1225. #define EN_CCMD 0x000 /* Chip's command register */
  1226. #define EN0_RSARLO 0x008 /* Remote start address reg 0 */
  1227. #define EN0_RSARHI 0x009 /* Remote start address reg 1 */
  1228. #define EN0_RCNTLO 0x00A /* Remote byte count reg WR */
  1229. #define EN0_RCNTHI 0x00B /* Remote byte count reg WR */
  1230. #define EN0_DCFG 0x00E /* Data configuration reg WR */
  1231. #define EN0_PORT 0x010 /* Rcv missed frame error counter RD */
  1232. #define ENC_PAGE0 0x000 /* Select page 0 of chip registers */
  1233. #define ENC_PAGE3 0x0C0 /* Select page 3 of chip registers */
  1234. static int __init mxser_read_register(int port, unsigned short *regs)
  1235. {
  1236. int i, k, value, id;
  1237. unsigned int j;
  1238. id = mxser_program_mode(port);
  1239. if (id < 0)
  1240. return id;
  1241. for (i = 0; i < 14; i++) {
  1242. k = (i & 0x3F) | 0x180;
  1243. for (j = 0x100; j > 0; j >>= 1) {
  1244. outb(CHIP_CS, port);
  1245. if (k & j) {
  1246. outb(CHIP_CS | CHIP_DO, port);
  1247. outb(CHIP_CS | CHIP_DO | CHIP_SK, port); /* A? bit of read */
  1248. } else {
  1249. outb(CHIP_CS, port);
  1250. outb(CHIP_CS | CHIP_SK, port); /* A? bit of read */
  1251. }
  1252. }
  1253. (void)inb(port);
  1254. value = 0;
  1255. for (k = 0, j = 0x8000; k < 16; k++, j >>= 1) {
  1256. outb(CHIP_CS, port);
  1257. outb(CHIP_CS | CHIP_SK, port);
  1258. if (inb(port) & CHIP_DI)
  1259. value |= j;
  1260. }
  1261. regs[i] = value;
  1262. outb(0, port);
  1263. }
  1264. mxser_normal_mode(port);
  1265. return id;
  1266. }
  1267. static int mxser_ioctl_special(unsigned int cmd, void __user *argp)
  1268. {
  1269. struct mxser_port *ip;
  1270. struct tty_port *port;
  1271. struct tty_struct *tty;
  1272. int result, status;
  1273. unsigned int i, j;
  1274. int ret = 0;
  1275. switch (cmd) {
  1276. case MOXA_GET_MAJOR:
  1277. printk_ratelimited(KERN_WARNING "mxser: '%s' uses deprecated ioctl "
  1278. "%x (GET_MAJOR), fix your userspace\n",
  1279. current->comm, cmd);
  1280. return put_user(ttymajor, (int __user *)argp);
  1281. case MOXA_CHKPORTENABLE:
  1282. result = 0;
  1283. for (i = 0; i < MXSER_BOARDS; i++)
  1284. for (j = 0; j < MXSER_PORTS_PER_BOARD; j++)
  1285. if (mxser_boards[i].ports[j].ioaddr)
  1286. result |= (1 << i);
  1287. return put_user(result, (unsigned long __user *)argp);
  1288. case MOXA_GETDATACOUNT:
  1289. /* The receive side is locked by port->slock but it isn't
  1290. clear that an exact snapshot is worth copying here */
  1291. if (copy_to_user(argp, &mxvar_log, sizeof(mxvar_log)))
  1292. ret = -EFAULT;
  1293. return ret;
  1294. case MOXA_GETMSTATUS: {
  1295. struct mxser_mstatus ms, __user *msu = argp;
  1296. for (i = 0; i < MXSER_BOARDS; i++)
  1297. for (j = 0; j < MXSER_PORTS_PER_BOARD; j++) {
  1298. ip = &mxser_boards[i].ports[j];
  1299. port = &ip->port;
  1300. memset(&ms, 0, sizeof(ms));
  1301. mutex_lock(&port->mutex);
  1302. if (!ip->ioaddr)
  1303. goto copy;
  1304. tty = tty_port_tty_get(port);
  1305. if (!tty || !tty->termios)
  1306. ms.cflag = ip->normal_termios.c_cflag;
  1307. else
  1308. ms.cflag = tty->termios->c_cflag;
  1309. tty_kref_put(tty);
  1310. spin_lock_irq(&ip->slock);
  1311. status = inb(ip->ioaddr + UART_MSR);
  1312. spin_unlock_irq(&ip->slock);
  1313. if (status & UART_MSR_DCD)
  1314. ms.dcd = 1;
  1315. if (status & UART_MSR_DSR)
  1316. ms.dsr = 1;
  1317. if (status & UART_MSR_CTS)
  1318. ms.cts = 1;
  1319. copy:
  1320. mutex_unlock(&port->mutex);
  1321. if (copy_to_user(msu, &ms, sizeof(ms)))
  1322. return -EFAULT;
  1323. msu++;
  1324. }
  1325. return 0;
  1326. }
  1327. case MOXA_ASPP_MON_EXT: {
  1328. struct mxser_mon_ext *me; /* it's 2k, stack unfriendly */
  1329. unsigned int cflag, iflag, p;
  1330. u8 opmode;
  1331. me = kzalloc(sizeof(*me), GFP_KERNEL);
  1332. if (!me)
  1333. return -ENOMEM;
  1334. for (i = 0, p = 0; i < MXSER_BOARDS; i++) {
  1335. for (j = 0; j < MXSER_PORTS_PER_BOARD; j++, p++) {
  1336. if (p >= ARRAY_SIZE(me->rx_cnt)) {
  1337. i = MXSER_BOARDS;
  1338. break;
  1339. }
  1340. ip = &mxser_boards[i].ports[j];
  1341. port = &ip->port;
  1342. mutex_lock(&port->mutex);
  1343. if (!ip->ioaddr) {
  1344. mutex_unlock(&port->mutex);
  1345. continue;
  1346. }
  1347. spin_lock_irq(&ip->slock);
  1348. status = mxser_get_msr(ip->ioaddr, 0, p);
  1349. if (status & UART_MSR_TERI)
  1350. ip->icount.rng++;
  1351. if (status & UART_MSR_DDSR)
  1352. ip->icount.dsr++;
  1353. if (status & UART_MSR_DDCD)
  1354. ip->icount.dcd++;
  1355. if (status & UART_MSR_DCTS)
  1356. ip->icount.cts++;
  1357. ip->mon_data.modem_status = status;
  1358. me->rx_cnt[p] = ip->mon_data.rxcnt;
  1359. me->tx_cnt[p] = ip->mon_data.txcnt;
  1360. me->up_rxcnt[p] = ip->mon_data.up_rxcnt;
  1361. me->up_txcnt[p] = ip->mon_data.up_txcnt;
  1362. me->modem_status[p] =
  1363. ip->mon_data.modem_status;
  1364. spin_unlock_irq(&ip->slock);
  1365. tty = tty_port_tty_get(&ip->port);
  1366. if (!tty || !tty->termios) {
  1367. cflag = ip->normal_termios.c_cflag;
  1368. iflag = ip->normal_termios.c_iflag;
  1369. me->baudrate[p] = tty_termios_baud_rate(&ip->normal_termios);
  1370. } else {
  1371. cflag = tty->termios->c_cflag;
  1372. iflag = tty->termios->c_iflag;
  1373. me->baudrate[p] = tty_get_baud_rate(tty);
  1374. }
  1375. tty_kref_put(tty);
  1376. me->databits[p] = cflag & CSIZE;
  1377. me->stopbits[p] = cflag & CSTOPB;
  1378. me->parity[p] = cflag & (PARENB | PARODD |
  1379. CMSPAR);
  1380. if (cflag & CRTSCTS)
  1381. me->flowctrl[p] |= 0x03;
  1382. if (iflag & (IXON | IXOFF))
  1383. me->flowctrl[p] |= 0x0C;
  1384. if (ip->type == PORT_16550A)
  1385. me->fifo[p] = 1;
  1386. opmode = inb(ip->opmode_ioaddr)>>((p % 4) * 2);
  1387. opmode &= OP_MODE_MASK;
  1388. me->iftype[p] = opmode;
  1389. mutex_unlock(&port->mutex);
  1390. }
  1391. }
  1392. if (copy_to_user(argp, me, sizeof(*me)))
  1393. ret = -EFAULT;
  1394. kfree(me);
  1395. return ret;
  1396. }
  1397. default:
  1398. return -ENOIOCTLCMD;
  1399. }
  1400. return 0;
  1401. }
  1402. static int mxser_cflags_changed(struct mxser_port *info, unsigned long arg,
  1403. struct async_icount *cprev)
  1404. {
  1405. struct async_icount cnow;
  1406. unsigned long flags;
  1407. int ret;
  1408. spin_lock_irqsave(&info->slock, flags);
  1409. cnow = info->icount; /* atomic copy */
  1410. spin_unlock_irqrestore(&info->slock, flags);
  1411. ret = ((arg & TIOCM_RNG) && (cnow.rng != cprev->rng)) ||
  1412. ((arg & TIOCM_DSR) && (cnow.dsr != cprev->dsr)) ||
  1413. ((arg & TIOCM_CD) && (cnow.dcd != cprev->dcd)) ||
  1414. ((arg & TIOCM_CTS) && (cnow.cts != cprev->cts));
  1415. *cprev = cnow;
  1416. return ret;
  1417. }
  1418. static int mxser_ioctl(struct tty_struct *tty,
  1419. unsigned int cmd, unsigned long arg)
  1420. {
  1421. struct mxser_port *info = tty->driver_data;
  1422. struct tty_port *port = &info->port;
  1423. struct async_icount cnow;
  1424. unsigned long flags;
  1425. void __user *argp = (void __user *)arg;
  1426. int retval;
  1427. if (tty->index == MXSER_PORTS)
  1428. return mxser_ioctl_special(cmd, argp);
  1429. if (cmd == MOXA_SET_OP_MODE || cmd == MOXA_GET_OP_MODE) {
  1430. int p;
  1431. unsigned long opmode;
  1432. static unsigned char ModeMask[] = { 0xfc, 0xf3, 0xcf, 0x3f };
  1433. int shiftbit;
  1434. unsigned char val, mask;
  1435. p = tty->index % 4;
  1436. if (cmd == MOXA_SET_OP_MODE) {
  1437. if (get_user(opmode, (int __user *) argp))
  1438. return -EFAULT;
  1439. if (opmode != RS232_MODE &&
  1440. opmode != RS485_2WIRE_MODE &&
  1441. opmode != RS422_MODE &&
  1442. opmode != RS485_4WIRE_MODE)
  1443. return -EFAULT;
  1444. mask = ModeMask[p];
  1445. shiftbit = p * 2;
  1446. spin_lock_irq(&info->slock);
  1447. val = inb(info->opmode_ioaddr);
  1448. val &= mask;
  1449. val |= (opmode << shiftbit);
  1450. outb(val, info->opmode_ioaddr);
  1451. spin_unlock_irq(&info->slock);
  1452. } else {
  1453. shiftbit = p * 2;
  1454. spin_lock_irq(&info->slock);
  1455. opmode = inb(info->opmode_ioaddr) >> shiftbit;
  1456. spin_unlock_irq(&info->slock);
  1457. opmode &= OP_MODE_MASK;
  1458. if (put_user(opmode, (int __user *)argp))
  1459. return -EFAULT;
  1460. }
  1461. return 0;
  1462. }
  1463. if (cmd != TIOCGSERIAL && cmd != TIOCMIWAIT &&
  1464. test_bit(TTY_IO_ERROR, &tty->flags))
  1465. return -EIO;
  1466. switch (cmd) {
  1467. case TIOCGSERIAL:
  1468. mutex_lock(&port->mutex);
  1469. retval = mxser_get_serial_info(tty, argp);
  1470. mutex_unlock(&port->mutex);
  1471. return retval;
  1472. case TIOCSSERIAL:
  1473. mutex_lock(&port->mutex);
  1474. retval = mxser_set_serial_info(tty, argp);
  1475. mutex_unlock(&port->mutex);
  1476. return retval;
  1477. case TIOCSERGETLSR: /* Get line status register */
  1478. return mxser_get_lsr_info(info, argp);
  1479. /*
  1480. * Wait for any of the 4 modem inputs (DCD,RI,DSR,CTS) to change
  1481. * - mask passed in arg for lines of interest
  1482. * (use |'ed TIOCM_RNG/DSR/CD/CTS for masking)
  1483. * Caller should use TIOCGICOUNT to see which one it was
  1484. */
  1485. case TIOCMIWAIT:
  1486. spin_lock_irqsave(&info->slock, flags);
  1487. cnow = info->icount; /* note the counters on entry */
  1488. spin_unlock_irqrestore(&info->slock, flags);
  1489. return wait_event_interruptible(info->port.delta_msr_wait,
  1490. mxser_cflags_changed(info, arg, &cnow));
  1491. case MOXA_HighSpeedOn:
  1492. return put_user(info->baud_base != 115200 ? 1 : 0, (int __user *)argp);
  1493. case MOXA_SDS_RSTICOUNTER:
  1494. spin_lock_irq(&info->slock);
  1495. info->mon_data.rxcnt = 0;
  1496. info->mon_data.txcnt = 0;
  1497. spin_unlock_irq(&info->slock);
  1498. return 0;
  1499. case MOXA_ASPP_OQUEUE:{
  1500. int len, lsr;
  1501. len = mxser_chars_in_buffer(tty);
  1502. spin_lock_irq(&info->slock);
  1503. lsr = inb(info->ioaddr + UART_LSR) & UART_LSR_THRE;
  1504. spin_unlock_irq(&info->slock);
  1505. len += (lsr ? 0 : 1);
  1506. return put_user(len, (int __user *)argp);
  1507. }
  1508. case MOXA_ASPP_MON: {
  1509. int mcr, status;
  1510. spin_lock_irq(&info->slock);
  1511. status = mxser_get_msr(info->ioaddr, 1, tty->index);
  1512. mxser_check_modem_status(tty, info, status);
  1513. mcr = inb(info->ioaddr + UART_MCR);
  1514. spin_unlock_irq(&info->slock);
  1515. if (mcr & MOXA_MUST_MCR_XON_FLAG)
  1516. info->mon_data.hold_reason &= ~NPPI_NOTIFY_XOFFHOLD;
  1517. else
  1518. info->mon_data.hold_reason |= NPPI_NOTIFY_XOFFHOLD;
  1519. if (mcr & MOXA_MUST_MCR_TX_XON)
  1520. info->mon_data.hold_reason &= ~NPPI_NOTIFY_XOFFXENT;
  1521. else
  1522. info->mon_data.hold_reason |= NPPI_NOTIFY_XOFFXENT;
  1523. if (tty->hw_stopped)
  1524. info->mon_data.hold_reason |= NPPI_NOTIFY_CTSHOLD;
  1525. else
  1526. info->mon_data.hold_reason &= ~NPPI_NOTIFY_CTSHOLD;
  1527. if (copy_to_user(argp, &info->mon_data,
  1528. sizeof(struct mxser_mon)))
  1529. return -EFAULT;
  1530. return 0;
  1531. }
  1532. case MOXA_ASPP_LSTATUS: {
  1533. if (put_user(info->err_shadow, (unsigned char __user *)argp))
  1534. return -EFAULT;
  1535. info->err_shadow = 0;
  1536. return 0;
  1537. }
  1538. case MOXA_SET_BAUD_METHOD: {
  1539. int method;
  1540. if (get_user(method, (int __user *)argp))
  1541. return -EFAULT;
  1542. mxser_set_baud_method[tty->index] = method;
  1543. return put_user(method, (int __user *)argp);
  1544. }
  1545. default:
  1546. return -ENOIOCTLCMD;
  1547. }
  1548. return 0;
  1549. }
  1550. /*
  1551. * Get counter of input serial line interrupts (DCD,RI,DSR,CTS)
  1552. * Return: write counters to the user passed counter struct
  1553. * NB: both 1->0 and 0->1 transitions are counted except for
  1554. * RI where only 0->1 is counted.
  1555. */
  1556. static int mxser_get_icount(struct tty_struct *tty,
  1557. struct serial_icounter_struct *icount)
  1558. {
  1559. struct mxser_port *info = tty->driver_data;
  1560. struct async_icount cnow;
  1561. unsigned long flags;
  1562. spin_lock_irqsave(&info->slock, flags);
  1563. cnow = info->icount;
  1564. spin_unlock_irqrestore(&info->slock, flags);
  1565. icount->frame = cnow.frame;
  1566. icount->brk = cnow.brk;
  1567. icount->overrun = cnow.overrun;
  1568. icount->buf_overrun = cnow.buf_overrun;
  1569. icount->parity = cnow.parity;
  1570. icount->rx = cnow.rx;
  1571. icount->tx = cnow.tx;
  1572. icount->cts = cnow.cts;
  1573. icount->dsr = cnow.dsr;
  1574. icount->rng = cnow.rng;
  1575. icount->dcd = cnow.dcd;
  1576. return 0;
  1577. }
  1578. static void mxser_stoprx(struct tty_struct *tty)
  1579. {
  1580. struct mxser_port *info = tty->driver_data;
  1581. info->ldisc_stop_rx = 1;
  1582. if (I_IXOFF(tty)) {
  1583. if (info->board->chip_flag) {
  1584. info->IER &= ~MOXA_MUST_RECV_ISR;
  1585. outb(info->IER, info->ioaddr + UART_IER);
  1586. } else {
  1587. info->x_char = STOP_CHAR(tty);
  1588. outb(0, info->ioaddr + UART_IER);
  1589. info->IER |= UART_IER_THRI;
  1590. outb(info->IER, info->ioaddr + UART_IER);
  1591. }
  1592. }
  1593. if (tty->termios->c_cflag & CRTSCTS) {
  1594. info->MCR &= ~UART_MCR_RTS;
  1595. outb(info->MCR, info->ioaddr + UART_MCR);
  1596. }
  1597. }
  1598. /*
  1599. * This routine is called by the upper-layer tty layer to signal that
  1600. * incoming characters should be throttled.
  1601. */
  1602. static void mxser_throttle(struct tty_struct *tty)
  1603. {
  1604. mxser_stoprx(tty);
  1605. }
  1606. static void mxser_unthrottle(struct tty_struct *tty)
  1607. {
  1608. struct mxser_port *info = tty->driver_data;
  1609. /* startrx */
  1610. info->ldisc_stop_rx = 0;
  1611. if (I_IXOFF(tty)) {
  1612. if (info->x_char)
  1613. info->x_char = 0;
  1614. else {
  1615. if (info->board->chip_flag) {
  1616. info->IER |= MOXA_MUST_RECV_ISR;
  1617. outb(info->IER, info->ioaddr + UART_IER);
  1618. } else {
  1619. info->x_char = START_CHAR(tty);
  1620. outb(0, info->ioaddr + UART_IER);
  1621. info->IER |= UART_IER_THRI;
  1622. outb(info->IER, info->ioaddr + UART_IER);
  1623. }
  1624. }
  1625. }
  1626. if (tty->termios->c_cflag & CRTSCTS) {
  1627. info->MCR |= UART_MCR_RTS;
  1628. outb(info->MCR, info->ioaddr + UART_MCR);
  1629. }
  1630. }
  1631. /*
  1632. * mxser_stop() and mxser_start()
  1633. *
  1634. * This routines are called before setting or resetting tty->stopped.
  1635. * They enable or disable transmitter interrupts, as necessary.
  1636. */
  1637. static void mxser_stop(struct tty_struct *tty)
  1638. {
  1639. struct mxser_port *info = tty->driver_data;
  1640. unsigned long flags;
  1641. spin_lock_irqsave(&info->slock, flags);
  1642. if (info->IER & UART_IER_THRI) {
  1643. info->IER &= ~UART_IER_THRI;
  1644. outb(info->IER, info->ioaddr + UART_IER);
  1645. }
  1646. spin_unlock_irqrestore(&info->slock, flags);
  1647. }
  1648. static void mxser_start(struct tty_struct *tty)
  1649. {
  1650. struct mxser_port *info = tty->driver_data;
  1651. unsigned long flags;
  1652. spin_lock_irqsave(&info->slock, flags);
  1653. if (info->xmit_cnt && info->port.xmit_buf) {
  1654. outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
  1655. info->IER |= UART_IER_THRI;
  1656. outb(info->IER, info->ioaddr + UART_IER);
  1657. }
  1658. spin_unlock_irqrestore(&info->slock, flags);
  1659. }
  1660. static void mxser_set_termios(struct tty_struct *tty, struct ktermios *old_termios)
  1661. {
  1662. struct mxser_port *info = tty->driver_data;
  1663. unsigned long flags;
  1664. spin_lock_irqsave(&info->slock, flags);
  1665. mxser_change_speed(tty, old_termios);
  1666. spin_unlock_irqrestore(&info->slock, flags);
  1667. if ((old_termios->c_cflag & CRTSCTS) &&
  1668. !(tty->termios->c_cflag & CRTSCTS)) {
  1669. tty->hw_stopped = 0;
  1670. mxser_start(tty);
  1671. }
  1672. /* Handle sw stopped */
  1673. if ((old_termios->c_iflag & IXON) &&
  1674. !(tty->termios->c_iflag & IXON)) {
  1675. tty->stopped = 0;
  1676. if (info->board->chip_flag) {
  1677. spin_lock_irqsave(&info->slock, flags);
  1678. mxser_disable_must_rx_software_flow_control(
  1679. info->ioaddr);
  1680. spin_unlock_irqrestore(&info->slock, flags);
  1681. }
  1682. mxser_start(tty);
  1683. }
  1684. }
  1685. /*
  1686. * mxser_wait_until_sent() --- wait until the transmitter is empty
  1687. */
  1688. static void mxser_wait_until_sent(struct tty_struct *tty, int timeout)
  1689. {
  1690. struct mxser_port *info = tty->driver_data;
  1691. unsigned long orig_jiffies, char_time;
  1692. unsigned long flags;
  1693. int lsr;
  1694. if (info->type == PORT_UNKNOWN)
  1695. return;
  1696. if (info->xmit_fifo_size == 0)
  1697. return; /* Just in case.... */
  1698. orig_jiffies = jiffies;
  1699. /*
  1700. * Set the check interval to be 1/5 of the estimated time to
  1701. * send a single character, and make it at least 1. The check
  1702. * interval should also be less than the timeout.
  1703. *
  1704. * Note: we have to use pretty tight timings here to satisfy
  1705. * the NIST-PCTS.
  1706. */
  1707. char_time = (info->timeout - HZ / 50) / info->xmit_fifo_size;
  1708. char_time = char_time / 5;
  1709. if (char_time == 0)
  1710. char_time = 1;
  1711. if (timeout && timeout < char_time)
  1712. char_time = timeout;
  1713. /*
  1714. * If the transmitter hasn't cleared in twice the approximate
  1715. * amount of time to send the entire FIFO, it probably won't
  1716. * ever clear. This assumes the UART isn't doing flow
  1717. * control, which is currently the case. Hence, if it ever
  1718. * takes longer than info->timeout, this is probably due to a
  1719. * UART bug of some kind. So, we clamp the timeout parameter at
  1720. * 2*info->timeout.
  1721. */
  1722. if (!timeout || timeout > 2 * info->timeout)
  1723. timeout = 2 * info->timeout;
  1724. spin_lock_irqsave(&info->slock, flags);
  1725. while (!((lsr = inb(info->ioaddr + UART_LSR)) & UART_LSR_TEMT)) {
  1726. spin_unlock_irqrestore(&info->slock, flags);
  1727. schedule_timeout_interruptible(char_time);
  1728. spin_lock_irqsave(&info->slock, flags);
  1729. if (signal_pending(current))
  1730. break;
  1731. if (timeout && time_after(jiffies, orig_jiffies + timeout))
  1732. break;
  1733. }
  1734. spin_unlock_irqrestore(&info->slock, flags);
  1735. set_current_state(TASK_RUNNING);
  1736. }
  1737. /*
  1738. * This routine is called by tty_hangup() when a hangup is signaled.
  1739. */
  1740. static void mxser_hangup(struct tty_struct *tty)
  1741. {
  1742. struct mxser_port *info = tty->driver_data;
  1743. mxser_flush_buffer(tty);
  1744. tty_port_hangup(&info->port);
  1745. }
  1746. /*
  1747. * mxser_rs_break() --- routine which turns the break handling on or off
  1748. */
  1749. static int mxser_rs_break(struct tty_struct *tty, int break_state)
  1750. {
  1751. struct mxser_port *info = tty->driver_data;
  1752. unsigned long flags;
  1753. spin_lock_irqsave(&info->slock, flags);
  1754. if (break_state == -1)
  1755. outb(inb(info->ioaddr + UART_LCR) | UART_LCR_SBC,
  1756. info->ioaddr + UART_LCR);
  1757. else
  1758. outb(inb(info->ioaddr + UART_LCR) & ~UART_LCR_SBC,
  1759. info->ioaddr + UART_LCR);
  1760. spin_unlock_irqrestore(&info->slock, flags);
  1761. return 0;
  1762. }
  1763. static void mxser_receive_chars(struct tty_struct *tty,
  1764. struct mxser_port *port, int *status)
  1765. {
  1766. unsigned char ch, gdl;
  1767. int ignored = 0;
  1768. int cnt = 0;
  1769. int recv_room;
  1770. int max = 256;
  1771. recv_room = tty->receive_room;
  1772. if (recv_room == 0 && !port->ldisc_stop_rx)
  1773. mxser_stoprx(tty);
  1774. if (port->board->chip_flag != MOXA_OTHER_UART) {
  1775. if (*status & UART_LSR_SPECIAL)
  1776. goto intr_old;
  1777. if (port->board->chip_flag == MOXA_MUST_MU860_HWID &&
  1778. (*status & MOXA_MUST_LSR_RERR))
  1779. goto intr_old;
  1780. if (*status & MOXA_MUST_LSR_RERR)
  1781. goto intr_old;
  1782. gdl = inb(port->ioaddr + MOXA_MUST_GDL_REGISTER);
  1783. if (port->board->chip_flag == MOXA_MUST_MU150_HWID)
  1784. gdl &= MOXA_MUST_GDL_MASK;
  1785. if (gdl >= recv_room) {
  1786. if (!port->ldisc_stop_rx)
  1787. mxser_stoprx(tty);
  1788. }
  1789. while (gdl--) {
  1790. ch = inb(port->ioaddr + UART_RX);
  1791. tty_insert_flip_char(tty, ch, 0);
  1792. cnt++;
  1793. }
  1794. goto end_intr;
  1795. }
  1796. intr_old:
  1797. do {
  1798. if (max-- < 0)
  1799. break;
  1800. ch = inb(port->ioaddr + UART_RX);
  1801. if (port->board->chip_flag && (*status & UART_LSR_OE))
  1802. outb(0x23, port->ioaddr + UART_FCR);
  1803. *status &= port->read_status_mask;
  1804. if (*status & port->ignore_status_mask) {
  1805. if (++ignored > 100)
  1806. break;
  1807. } else {
  1808. char flag = 0;
  1809. if (*status & UART_LSR_SPECIAL) {
  1810. if (*status & UART_LSR_BI) {
  1811. flag = TTY_BREAK;
  1812. port->icount.brk++;
  1813. if (port->port.flags & ASYNC_SAK)
  1814. do_SAK(tty);
  1815. } else if (*status & UART_LSR_PE) {
  1816. flag = TTY_PARITY;
  1817. port->icount.parity++;
  1818. } else if (*status & UART_LSR_FE) {
  1819. flag = TTY_FRAME;
  1820. port->icount.frame++;
  1821. } else if (*status & UART_LSR_OE) {
  1822. flag = TTY_OVERRUN;
  1823. port->icount.overrun++;
  1824. } else
  1825. flag = TTY_BREAK;
  1826. }
  1827. tty_insert_flip_char(tty, ch, flag);
  1828. cnt++;
  1829. if (cnt >= recv_room) {
  1830. if (!port->ldisc_stop_rx)
  1831. mxser_stoprx(tty);
  1832. break;
  1833. }
  1834. }
  1835. if (port->board->chip_flag)
  1836. break;
  1837. *status = inb(port->ioaddr + UART_LSR);
  1838. } while (*status & UART_LSR_DR);
  1839. end_intr:
  1840. mxvar_log.rxcnt[tty->index] += cnt;
  1841. port->mon_data.rxcnt += cnt;
  1842. port->mon_data.up_rxcnt += cnt;
  1843. /*
  1844. * We are called from an interrupt context with &port->slock
  1845. * being held. Drop it temporarily in order to prevent
  1846. * recursive locking.
  1847. */
  1848. spin_unlock(&port->slock);
  1849. tty_flip_buffer_push(tty);
  1850. spin_lock(&port->slock);
  1851. }
  1852. static void mxser_transmit_chars(struct tty_struct *tty, struct mxser_port *port)
  1853. {
  1854. int count, cnt;
  1855. if (port->x_char) {
  1856. outb(port->x_char, port->ioaddr + UART_TX);
  1857. port->x_char = 0;
  1858. mxvar_log.txcnt[tty->index]++;
  1859. port->mon_data.txcnt++;
  1860. port->mon_data.up_txcnt++;
  1861. port->icount.tx++;
  1862. return;
  1863. }
  1864. if (port->port.xmit_buf == NULL)
  1865. return;
  1866. if (port->xmit_cnt <= 0 || tty->stopped ||
  1867. (tty->hw_stopped &&
  1868. (port->type != PORT_16550A) &&
  1869. (!port->board->chip_flag))) {
  1870. port->IER &= ~UART_IER_THRI;
  1871. outb(port->IER, port->ioaddr + UART_IER);
  1872. return;
  1873. }
  1874. cnt = port->xmit_cnt;
  1875. count = port->xmit_fifo_size;
  1876. do {
  1877. outb(port->port.xmit_buf[port->xmit_tail++],
  1878. port->ioaddr + UART_TX);
  1879. port->xmit_tail = port->xmit_tail & (SERIAL_XMIT_SIZE - 1);
  1880. if (--port->xmit_cnt <= 0)
  1881. break;
  1882. } while (--count > 0);
  1883. mxvar_log.txcnt[tty->index] += (cnt - port->xmit_cnt);
  1884. port->mon_data.txcnt += (cnt - port->xmit_cnt);
  1885. port->mon_data.up_txcnt += (cnt - port->xmit_cnt);
  1886. port->icount.tx += (cnt - port->xmit_cnt);
  1887. if (port->xmit_cnt < WAKEUP_CHARS)
  1888. tty_wakeup(tty);
  1889. if (port->xmit_cnt <= 0) {
  1890. port->IER &= ~UART_IER_THRI;
  1891. outb(port->IER, port->ioaddr + UART_IER);
  1892. }
  1893. }
  1894. /*
  1895. * This is the serial driver's generic interrupt routine
  1896. */
  1897. static irqreturn_t mxser_interrupt(int irq, void *dev_id)
  1898. {
  1899. int status, iir, i;
  1900. struct mxser_board *brd = NULL;
  1901. struct mxser_port *port;
  1902. int max, irqbits, bits, msr;
  1903. unsigned int int_cnt, pass_counter = 0;
  1904. int handled = IRQ_NONE;
  1905. struct tty_struct *tty;
  1906. for (i = 0; i < MXSER_BOARDS; i++)
  1907. if (dev_id == &mxser_boards[i]) {
  1908. brd = dev_id;
  1909. break;
  1910. }
  1911. if (i == MXSER_BOARDS)
  1912. goto irq_stop;
  1913. if (brd == NULL)
  1914. goto irq_stop;
  1915. max = brd->info->nports;
  1916. while (pass_counter++ < MXSER_ISR_PASS_LIMIT) {
  1917. irqbits = inb(brd->vector) & brd->vector_mask;
  1918. if (irqbits == brd->vector_mask)
  1919. break;
  1920. handled = IRQ_HANDLED;
  1921. for (i = 0, bits = 1; i < max; i++, irqbits |= bits, bits <<= 1) {
  1922. if (irqbits == brd->vector_mask)
  1923. break;
  1924. if (bits & irqbits)
  1925. continue;
  1926. port = &brd->ports[i];
  1927. int_cnt = 0;
  1928. spin_lock(&port->slock);
  1929. do {
  1930. iir = inb(port->ioaddr + UART_IIR);
  1931. if (iir & UART_IIR_NO_INT)
  1932. break;
  1933. iir &= MOXA_MUST_IIR_MASK;
  1934. tty = tty_port_tty_get(&port->port);
  1935. if (!tty ||
  1936. (port->port.flags & ASYNC_CLOSING) ||
  1937. !(port->port.flags &
  1938. ASYNC_INITIALIZED)) {
  1939. status = inb(port->ioaddr + UART_LSR);
  1940. outb(0x27, port->ioaddr + UART_FCR);
  1941. inb(port->ioaddr + UART_MSR);
  1942. tty_kref_put(tty);
  1943. break;
  1944. }
  1945. status = inb(port->ioaddr + UART_LSR);
  1946. if (status & UART_LSR_PE)
  1947. port->err_shadow |= NPPI_NOTIFY_PARITY;
  1948. if (status & UART_LSR_FE)
  1949. port->err_shadow |= NPPI_NOTIFY_FRAMING;
  1950. if (status & UART_LSR_OE)
  1951. port->err_shadow |=
  1952. NPPI_NOTIFY_HW_OVERRUN;
  1953. if (status & UART_LSR_BI)
  1954. port->err_shadow |= NPPI_NOTIFY_BREAK;
  1955. if (port->board->chip_flag) {
  1956. if (iir == MOXA_MUST_IIR_GDA ||
  1957. iir == MOXA_MUST_IIR_RDA ||
  1958. iir == MOXA_MUST_IIR_RTO ||
  1959. iir == MOXA_MUST_IIR_LSR)
  1960. mxser_receive_chars(tty, port,
  1961. &status);
  1962. } else {
  1963. status &= port->read_status_mask;
  1964. if (status & UART_LSR_DR)
  1965. mxser_receive_chars(tty, port,
  1966. &status);
  1967. }
  1968. msr = inb(port->ioaddr + UART_MSR);
  1969. if (msr & UART_MSR_ANY_DELTA)
  1970. mxser_check_modem_status(tty, port, msr);
  1971. if (port->board->chip_flag) {
  1972. if (iir == 0x02 && (status &
  1973. UART_LSR_THRE))
  1974. mxser_transmit_chars(tty, port);
  1975. } else {
  1976. if (status & UART_LSR_THRE)
  1977. mxser_transmit_chars(tty, port);
  1978. }
  1979. tty_kref_put(tty);
  1980. } while (int_cnt++ < MXSER_ISR_PASS_LIMIT);
  1981. spin_unlock(&port->slock);
  1982. }
  1983. }
  1984. irq_stop:
  1985. return handled;
  1986. }
  1987. static const struct tty_operations mxser_ops = {
  1988. .open = mxser_open,
  1989. .close = mxser_close,
  1990. .write = mxser_write,
  1991. .put_char = mxser_put_char,
  1992. .flush_chars = mxser_flush_chars,
  1993. .write_room = mxser_write_room,
  1994. .chars_in_buffer = mxser_chars_in_buffer,
  1995. .flush_buffer = mxser_flush_buffer,
  1996. .ioctl = mxser_ioctl,
  1997. .throttle = mxser_throttle,
  1998. .unthrottle = mxser_unthrottle,
  1999. .set_termios = mxser_set_termios,
  2000. .stop = mxser_stop,
  2001. .start = mxser_start,
  2002. .hangup = mxser_hangup,
  2003. .break_ctl = mxser_rs_break,
  2004. .wait_until_sent = mxser_wait_until_sent,
  2005. .tiocmget = mxser_tiocmget,
  2006. .tiocmset = mxser_tiocmset,
  2007. .get_icount = mxser_get_icount,
  2008. };
  2009. struct tty_port_operations mxser_port_ops = {
  2010. .carrier_raised = mxser_carrier_raised,
  2011. .dtr_rts = mxser_dtr_rts,
  2012. .activate = mxser_activate,
  2013. .shutdown = mxser_shutdown_port,
  2014. };
  2015. /*
  2016. * The MOXA Smartio/Industio serial driver boot-time initialization code!
  2017. */
  2018. static void mxser_release_ISA_res(struct mxser_board *brd)
  2019. {
  2020. free_irq(brd->irq, brd);
  2021. release_region(brd->ports[0].ioaddr, 8 * brd->info->nports);
  2022. release_region(brd->vector, 1);
  2023. }
  2024. static int __devinit mxser_initbrd(struct mxser_board *brd,
  2025. struct pci_dev *pdev)
  2026. {
  2027. struct mxser_port *info;
  2028. unsigned int i;
  2029. int retval;
  2030. printk(KERN_INFO "mxser: max. baud rate = %d bps\n",
  2031. brd->ports[0].max_baud);
  2032. for (i = 0; i < brd->info->nports; i++) {
  2033. info = &brd->ports[i];
  2034. tty_port_init(&info->port);
  2035. info->port.ops = &mxser_port_ops;
  2036. info->board = brd;
  2037. info->stop_rx = 0;
  2038. info->ldisc_stop_rx = 0;
  2039. /* Enhance mode enabled here */
  2040. if (brd->chip_flag != MOXA_OTHER_UART)
  2041. mxser_enable_must_enchance_mode(info->ioaddr);
  2042. info->port.flags = ASYNC_SHARE_IRQ;
  2043. info->type = brd->uart_type;
  2044. process_txrx_fifo(info);
  2045. info->custom_divisor = info->baud_base * 16;
  2046. info->port.close_delay = 5 * HZ / 10;
  2047. info->port.closing_wait = 30 * HZ;
  2048. info->normal_termios = mxvar_sdriver->init_termios;
  2049. memset(&info->mon_data, 0, sizeof(struct mxser_mon));
  2050. info->err_shadow = 0;
  2051. spin_lock_init(&info->slock);
  2052. /* before set INT ISR, disable all int */
  2053. outb(inb(info->ioaddr + UART_IER) & 0xf0,
  2054. info->ioaddr + UART_IER);
  2055. }
  2056. retval = request_irq(brd->irq, mxser_interrupt, IRQF_SHARED, "mxser",
  2057. brd);
  2058. if (retval)
  2059. printk(KERN_ERR "Board %s: Request irq failed, IRQ (%d) may "
  2060. "conflict with another device.\n",
  2061. brd->info->name, brd->irq);
  2062. return retval;
  2063. }
  2064. static int __init mxser_get_ISA_conf(int cap, struct mxser_board *brd)
  2065. {
  2066. int id, i, bits;
  2067. unsigned short regs[16], irq;
  2068. unsigned char scratch, scratch2;
  2069. brd->chip_flag = MOXA_OTHER_UART;
  2070. id = mxser_read_register(cap, regs);
  2071. switch (id) {
  2072. case C168_ASIC_ID:
  2073. brd->info = &mxser_cards[0];
  2074. break;
  2075. case C104_ASIC_ID:
  2076. brd->info = &mxser_cards[1];
  2077. break;
  2078. case CI104J_ASIC_ID:
  2079. brd->info = &mxser_cards[2];
  2080. break;
  2081. case C102_ASIC_ID:
  2082. brd->info = &mxser_cards[5];
  2083. break;
  2084. case CI132_ASIC_ID:
  2085. brd->info = &mxser_cards[6];
  2086. break;
  2087. case CI134_ASIC_ID:
  2088. brd->info = &mxser_cards[7];
  2089. break;
  2090. default:
  2091. return 0;
  2092. }
  2093. irq = 0;
  2094. /* some ISA cards have 2 ports, but we want to see them as 4-port (why?)
  2095. Flag-hack checks if configuration should be read as 2-port here. */
  2096. if (brd->info->nports == 2 || (brd->info->flags & MXSER_HAS2)) {
  2097. irq = regs[9] & 0xF000;
  2098. irq = irq | (irq >> 4);
  2099. if (irq != (regs[9] & 0xFF00))
  2100. goto err_irqconflict;
  2101. } else if (brd->info->nports == 4) {
  2102. irq = regs[9] & 0xF000;
  2103. irq = irq | (irq >> 4);
  2104. irq = irq | (irq >> 8);
  2105. if (irq != regs[9])
  2106. goto err_irqconflict;
  2107. } else if (brd->info->nports == 8) {
  2108. irq = regs[9] & 0xF000;
  2109. irq = irq | (irq >> 4);
  2110. irq = irq | (irq >> 8);
  2111. if ((irq != regs[9]) || (irq != regs[10]))
  2112. goto err_irqconflict;
  2113. }
  2114. if (!irq) {
  2115. printk(KERN_ERR "mxser: interrupt number unset\n");
  2116. return -EIO;
  2117. }
  2118. brd->irq = ((int)(irq & 0xF000) >> 12);
  2119. for (i = 0; i < 8; i++)
  2120. brd->ports[i].ioaddr = (int) regs[i + 1] & 0xFFF8;
  2121. if ((regs[12] & 0x80) == 0) {
  2122. printk(KERN_ERR "mxser: invalid interrupt vector\n");
  2123. return -EIO;
  2124. }
  2125. brd->vector = (int)regs[11]; /* interrupt vector */
  2126. if (id == 1)
  2127. brd->vector_mask = 0x00FF;
  2128. else
  2129. brd->vector_mask = 0x000F;
  2130. for (i = 7, bits = 0x0100; i >= 0; i--, bits <<= 1) {
  2131. if (regs[12] & bits) {
  2132. brd->ports[i].baud_base = 921600;
  2133. brd->ports[i].max_baud = 921600;
  2134. } else {
  2135. brd->ports[i].baud_base = 115200;
  2136. brd->ports[i].max_baud = 115200;
  2137. }
  2138. }
  2139. scratch2 = inb(cap + UART_LCR) & (~UART_LCR_DLAB);
  2140. outb(scratch2 | UART_LCR_DLAB, cap + UART_LCR);
  2141. outb(0, cap + UART_EFR); /* EFR is the same as FCR */
  2142. outb(scratch2, cap + UART_LCR);
  2143. outb(UART_FCR_ENABLE_FIFO, cap + UART_FCR);
  2144. scratch = inb(cap + UART_IIR);
  2145. if (scratch & 0xC0)
  2146. brd->uart_type = PORT_16550A;
  2147. else
  2148. brd->uart_type = PORT_16450;
  2149. if (!request_region(brd->ports[0].ioaddr, 8 * brd->info->nports,
  2150. "mxser(IO)")) {
  2151. printk(KERN_ERR "mxser: can't request ports I/O region: "
  2152. "0x%.8lx-0x%.8lx\n",
  2153. brd->ports[0].ioaddr, brd->ports[0].ioaddr +
  2154. 8 * brd->info->nports - 1);
  2155. return -EIO;
  2156. }
  2157. if (!request_region(brd->vector, 1, "mxser(vector)")) {
  2158. release_region(brd->ports[0].ioaddr, 8 * brd->info->nports);
  2159. printk(KERN_ERR "mxser: can't request interrupt vector region: "
  2160. "0x%.8lx-0x%.8lx\n",
  2161. brd->ports[0].ioaddr, brd->ports[0].ioaddr +
  2162. 8 * brd->info->nports - 1);
  2163. return -EIO;
  2164. }
  2165. return brd->info->nports;
  2166. err_irqconflict:
  2167. printk(KERN_ERR "mxser: invalid interrupt number\n");
  2168. return -EIO;
  2169. }
  2170. static int __devinit mxser_probe(struct pci_dev *pdev,
  2171. const struct pci_device_id *ent)
  2172. {
  2173. #ifdef CONFIG_PCI
  2174. struct mxser_board *brd;
  2175. unsigned int i, j;
  2176. unsigned long ioaddress;
  2177. int retval = -EINVAL;
  2178. for (i = 0; i < MXSER_BOARDS; i++)
  2179. if (mxser_boards[i].info == NULL)
  2180. break;
  2181. if (i >= MXSER_BOARDS) {
  2182. dev_err(&pdev->dev, "too many boards found (maximum %d), board "
  2183. "not configured\n", MXSER_BOARDS);
  2184. goto err;
  2185. }
  2186. brd = &mxser_boards[i];
  2187. brd->idx = i * MXSER_PORTS_PER_BOARD;
  2188. dev_info(&pdev->dev, "found MOXA %s board (BusNo=%d, DevNo=%d)\n",
  2189. mxser_cards[ent->driver_data].name,
  2190. pdev->bus->number, PCI_SLOT(pdev->devfn));
  2191. retval = pci_enable_device(pdev);
  2192. if (retval) {
  2193. dev_err(&pdev->dev, "PCI enable failed\n");
  2194. goto err;
  2195. }
  2196. /* io address */
  2197. ioaddress = pci_resource_start(pdev, 2);
  2198. retval = pci_request_region(pdev, 2, "mxser(IO)");
  2199. if (retval)
  2200. goto err_dis;
  2201. brd->info = &mxser_cards[ent->driver_data];
  2202. for (i = 0; i < brd->info->nports; i++)
  2203. brd->ports[i].ioaddr = ioaddress + 8 * i;
  2204. /* vector */
  2205. ioaddress = pci_resource_start(pdev, 3);
  2206. retval = pci_request_region(pdev, 3, "mxser(vector)");
  2207. if (retval)
  2208. goto err_zero;
  2209. brd->vector = ioaddress;
  2210. /* irq */
  2211. brd->irq = pdev->irq;
  2212. brd->chip_flag = CheckIsMoxaMust(brd->ports[0].ioaddr);
  2213. brd->uart_type = PORT_16550A;
  2214. brd->vector_mask = 0;
  2215. for (i = 0; i < brd->info->nports; i++) {
  2216. for (j = 0; j < UART_INFO_NUM; j++) {
  2217. if (Gpci_uart_info[j].type == brd->chip_flag) {
  2218. brd->ports[i].max_baud =
  2219. Gpci_uart_info[j].max_baud;
  2220. /* exception....CP-102 */
  2221. if (brd->info->flags & MXSER_HIGHBAUD)
  2222. brd->ports[i].max_baud = 921600;
  2223. break;
  2224. }
  2225. }
  2226. }
  2227. if (brd->chip_flag == MOXA_MUST_MU860_HWID) {
  2228. for (i = 0; i < brd->info->nports; i++) {
  2229. if (i < 4)
  2230. brd->ports[i].opmode_ioaddr = ioaddress + 4;
  2231. else
  2232. brd->ports[i].opmode_ioaddr = ioaddress + 0x0c;
  2233. }
  2234. outb(0, ioaddress + 4); /* default set to RS232 mode */
  2235. outb(0, ioaddress + 0x0c); /* default set to RS232 mode */
  2236. }
  2237. for (i = 0; i < brd->info->nports; i++) {
  2238. brd->vector_mask |= (1 << i);
  2239. brd->ports[i].baud_base = 921600;
  2240. }
  2241. /* mxser_initbrd will hook ISR. */
  2242. retval = mxser_initbrd(brd, pdev);
  2243. if (retval)
  2244. goto err_rel3;
  2245. for (i = 0; i < brd->info->nports; i++)
  2246. tty_register_device(mxvar_sdriver, brd->idx + i, &pdev->dev);
  2247. pci_set_drvdata(pdev, brd);
  2248. return 0;
  2249. err_rel3:
  2250. pci_release_region(pdev, 3);
  2251. err_zero:
  2252. brd->info = NULL;
  2253. pci_release_region(pdev, 2);
  2254. err_dis:
  2255. pci_disable_device(pdev);
  2256. err:
  2257. return retval;
  2258. #else
  2259. return -ENODEV;
  2260. #endif
  2261. }
  2262. static void __devexit mxser_remove(struct pci_dev *pdev)
  2263. {
  2264. #ifdef CONFIG_PCI
  2265. struct mxser_board *brd = pci_get_drvdata(pdev);
  2266. unsigned int i;
  2267. for (i = 0; i < brd->info->nports; i++)
  2268. tty_unregister_device(mxvar_sdriver, brd->idx + i);
  2269. free_irq(pdev->irq, brd);
  2270. pci_release_region(pdev, 2);
  2271. pci_release_region(pdev, 3);
  2272. pci_disable_device(pdev);
  2273. brd->info = NULL;
  2274. #endif
  2275. }
  2276. static struct pci_driver mxser_driver = {
  2277. .name = "mxser",
  2278. .id_table = mxser_pcibrds,
  2279. .probe = mxser_probe,
  2280. .remove = __devexit_p(mxser_remove)
  2281. };
  2282. static int __init mxser_module_init(void)
  2283. {
  2284. struct mxser_board *brd;
  2285. unsigned int b, i, m;
  2286. int retval;
  2287. mxvar_sdriver = alloc_tty_driver(MXSER_PORTS + 1);
  2288. if (!mxvar_sdriver)
  2289. return -ENOMEM;
  2290. printk(KERN_INFO "MOXA Smartio/Industio family driver version %s\n",
  2291. MXSER_VERSION);
  2292. /* Initialize the tty_driver structure */
  2293. mxvar_sdriver->owner = THIS_MODULE;
  2294. mxvar_sdriver->magic = TTY_DRIVER_MAGIC;
  2295. mxvar_sdriver->name = "ttyMI";
  2296. mxvar_sdriver->major = ttymajor;
  2297. mxvar_sdriver->minor_start = 0;
  2298. mxvar_sdriver->num = MXSER_PORTS + 1;
  2299. mxvar_sdriver->type = TTY_DRIVER_TYPE_SERIAL;
  2300. mxvar_sdriver->subtype = SERIAL_TYPE_NORMAL;
  2301. mxvar_sdriver->init_termios = tty_std_termios;
  2302. mxvar_sdriver->init_termios.c_cflag = B9600|CS8|CREAD|HUPCL|CLOCAL;
  2303. mxvar_sdriver->flags = TTY_DRIVER_REAL_RAW|TTY_DRIVER_DYNAMIC_DEV;
  2304. tty_set_operations(mxvar_sdriver, &mxser_ops);
  2305. retval = tty_register_driver(mxvar_sdriver);
  2306. if (retval) {
  2307. printk(KERN_ERR "Couldn't install MOXA Smartio/Industio family "
  2308. "tty driver !\n");
  2309. goto err_put;
  2310. }
  2311. /* Start finding ISA boards here */
  2312. for (m = 0, b = 0; b < MXSER_BOARDS; b++) {
  2313. if (!ioaddr[b])
  2314. continue;
  2315. brd = &mxser_boards[m];
  2316. retval = mxser_get_ISA_conf(ioaddr[b], brd);
  2317. if (retval <= 0) {
  2318. brd->info = NULL;
  2319. continue;
  2320. }
  2321. printk(KERN_INFO "mxser: found MOXA %s board (CAP=0x%lx)\n",
  2322. brd->info->name, ioaddr[b]);
  2323. /* mxser_initbrd will hook ISR. */
  2324. if (mxser_initbrd(brd, NULL) < 0) {
  2325. brd->info = NULL;
  2326. continue;
  2327. }
  2328. brd->idx = m * MXSER_PORTS_PER_BOARD;
  2329. for (i = 0; i < brd->info->nports; i++)
  2330. tty_register_device(mxvar_sdriver, brd->idx + i, NULL);
  2331. m++;
  2332. }
  2333. retval = pci_register_driver(&mxser_driver);
  2334. if (retval) {
  2335. printk(KERN_ERR "mxser: can't register pci driver\n");
  2336. if (!m) {
  2337. retval = -ENODEV;
  2338. goto err_unr;
  2339. } /* else: we have some ISA cards under control */
  2340. }
  2341. return 0;
  2342. err_unr:
  2343. tty_unregister_driver(mxvar_sdriver);
  2344. err_put:
  2345. put_tty_driver(mxvar_sdriver);
  2346. return retval;
  2347. }
  2348. static void __exit mxser_module_exit(void)
  2349. {
  2350. unsigned int i, j;
  2351. pci_unregister_driver(&mxser_driver);
  2352. for (i = 0; i < MXSER_BOARDS; i++) /* ISA remains */
  2353. if (mxser_boards[i].info != NULL)
  2354. for (j = 0; j < mxser_boards[i].info->nports; j++)
  2355. tty_unregister_device(mxvar_sdriver,
  2356. mxser_boards[i].idx + j);
  2357. tty_unregister_driver(mxvar_sdriver);
  2358. put_tty_driver(mxvar_sdriver);
  2359. for (i = 0; i < MXSER_BOARDS; i++)
  2360. if (mxser_boards[i].info != NULL)
  2361. mxser_release_ISA_res(&mxser_boards[i]);
  2362. }
  2363. module_init(mxser_module_init);
  2364. module_exit(mxser_module_exit);