qla_isr.c 69 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635
  1. /*
  2. * QLogic Fibre Channel HBA Driver
  3. * Copyright (c) 2003-2011 QLogic Corporation
  4. *
  5. * See LICENSE.qla2xxx for copyright and licensing details.
  6. */
  7. #include "qla_def.h"
  8. #include <linux/delay.h>
  9. #include <linux/slab.h>
  10. #include <scsi/scsi_tcq.h>
  11. #include <scsi/scsi_bsg_fc.h>
  12. #include <scsi/scsi_eh.h>
  13. static void qla2x00_mbx_completion(scsi_qla_host_t *, uint16_t);
  14. static void qla2x00_process_completed_request(struct scsi_qla_host *,
  15. struct req_que *, uint32_t);
  16. static void qla2x00_status_entry(scsi_qla_host_t *, struct rsp_que *, void *);
  17. static void qla2x00_status_cont_entry(struct rsp_que *, sts_cont_entry_t *);
  18. static void qla2x00_error_entry(scsi_qla_host_t *, struct rsp_que *,
  19. sts_entry_t *);
  20. /**
  21. * qla2100_intr_handler() - Process interrupts for the ISP2100 and ISP2200.
  22. * @irq:
  23. * @dev_id: SCSI driver HA context
  24. *
  25. * Called by system whenever the host adapter generates an interrupt.
  26. *
  27. * Returns handled flag.
  28. */
  29. irqreturn_t
  30. qla2100_intr_handler(int irq, void *dev_id)
  31. {
  32. scsi_qla_host_t *vha;
  33. struct qla_hw_data *ha;
  34. struct device_reg_2xxx __iomem *reg;
  35. int status;
  36. unsigned long iter;
  37. uint16_t hccr;
  38. uint16_t mb[4];
  39. struct rsp_que *rsp;
  40. unsigned long flags;
  41. rsp = (struct rsp_que *) dev_id;
  42. if (!rsp) {
  43. printk(KERN_INFO
  44. "%s(): NULL response queue pointer.\n", __func__);
  45. return (IRQ_NONE);
  46. }
  47. ha = rsp->hw;
  48. reg = &ha->iobase->isp;
  49. status = 0;
  50. spin_lock_irqsave(&ha->hardware_lock, flags);
  51. vha = pci_get_drvdata(ha->pdev);
  52. for (iter = 50; iter--; ) {
  53. hccr = RD_REG_WORD(&reg->hccr);
  54. if (hccr & HCCR_RISC_PAUSE) {
  55. if (pci_channel_offline(ha->pdev))
  56. break;
  57. /*
  58. * Issue a "HARD" reset in order for the RISC interrupt
  59. * bit to be cleared. Schedule a big hammer to get
  60. * out of the RISC PAUSED state.
  61. */
  62. WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
  63. RD_REG_WORD(&reg->hccr);
  64. ha->isp_ops->fw_dump(vha, 1);
  65. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  66. break;
  67. } else if ((RD_REG_WORD(&reg->istatus) & ISR_RISC_INT) == 0)
  68. break;
  69. if (RD_REG_WORD(&reg->semaphore) & BIT_0) {
  70. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  71. RD_REG_WORD(&reg->hccr);
  72. /* Get mailbox data. */
  73. mb[0] = RD_MAILBOX_REG(ha, reg, 0);
  74. if (mb[0] > 0x3fff && mb[0] < 0x8000) {
  75. qla2x00_mbx_completion(vha, mb[0]);
  76. status |= MBX_INTERRUPT;
  77. } else if (mb[0] > 0x7fff && mb[0] < 0xc000) {
  78. mb[1] = RD_MAILBOX_REG(ha, reg, 1);
  79. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  80. mb[3] = RD_MAILBOX_REG(ha, reg, 3);
  81. qla2x00_async_event(vha, rsp, mb);
  82. } else {
  83. /*EMPTY*/
  84. ql_dbg(ql_dbg_async, vha, 0x5025,
  85. "Unrecognized interrupt type (%d).\n",
  86. mb[0]);
  87. }
  88. /* Release mailbox registers. */
  89. WRT_REG_WORD(&reg->semaphore, 0);
  90. RD_REG_WORD(&reg->semaphore);
  91. } else {
  92. qla2x00_process_response_queue(rsp);
  93. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  94. RD_REG_WORD(&reg->hccr);
  95. }
  96. }
  97. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  98. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  99. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  100. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  101. complete(&ha->mbx_intr_comp);
  102. }
  103. return (IRQ_HANDLED);
  104. }
  105. /**
  106. * qla2300_intr_handler() - Process interrupts for the ISP23xx and ISP63xx.
  107. * @irq:
  108. * @dev_id: SCSI driver HA context
  109. *
  110. * Called by system whenever the host adapter generates an interrupt.
  111. *
  112. * Returns handled flag.
  113. */
  114. irqreturn_t
  115. qla2300_intr_handler(int irq, void *dev_id)
  116. {
  117. scsi_qla_host_t *vha;
  118. struct device_reg_2xxx __iomem *reg;
  119. int status;
  120. unsigned long iter;
  121. uint32_t stat;
  122. uint16_t hccr;
  123. uint16_t mb[4];
  124. struct rsp_que *rsp;
  125. struct qla_hw_data *ha;
  126. unsigned long flags;
  127. rsp = (struct rsp_que *) dev_id;
  128. if (!rsp) {
  129. printk(KERN_INFO
  130. "%s(): NULL response queue pointer.\n", __func__);
  131. return (IRQ_NONE);
  132. }
  133. ha = rsp->hw;
  134. reg = &ha->iobase->isp;
  135. status = 0;
  136. spin_lock_irqsave(&ha->hardware_lock, flags);
  137. vha = pci_get_drvdata(ha->pdev);
  138. for (iter = 50; iter--; ) {
  139. stat = RD_REG_DWORD(&reg->u.isp2300.host_status);
  140. if (stat & HSR_RISC_PAUSED) {
  141. if (unlikely(pci_channel_offline(ha->pdev)))
  142. break;
  143. hccr = RD_REG_WORD(&reg->hccr);
  144. if (hccr & (BIT_15 | BIT_13 | BIT_11 | BIT_8))
  145. ql_log(ql_log_warn, vha, 0x5026,
  146. "Parity error -- HCCR=%x, Dumping "
  147. "firmware.\n", hccr);
  148. else
  149. ql_log(ql_log_warn, vha, 0x5027,
  150. "RISC paused -- HCCR=%x, Dumping "
  151. "firmware.\n", hccr);
  152. /*
  153. * Issue a "HARD" reset in order for the RISC
  154. * interrupt bit to be cleared. Schedule a big
  155. * hammer to get out of the RISC PAUSED state.
  156. */
  157. WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
  158. RD_REG_WORD(&reg->hccr);
  159. ha->isp_ops->fw_dump(vha, 1);
  160. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  161. break;
  162. } else if ((stat & HSR_RISC_INT) == 0)
  163. break;
  164. switch (stat & 0xff) {
  165. case 0x1:
  166. case 0x2:
  167. case 0x10:
  168. case 0x11:
  169. qla2x00_mbx_completion(vha, MSW(stat));
  170. status |= MBX_INTERRUPT;
  171. /* Release mailbox registers. */
  172. WRT_REG_WORD(&reg->semaphore, 0);
  173. break;
  174. case 0x12:
  175. mb[0] = MSW(stat);
  176. mb[1] = RD_MAILBOX_REG(ha, reg, 1);
  177. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  178. mb[3] = RD_MAILBOX_REG(ha, reg, 3);
  179. qla2x00_async_event(vha, rsp, mb);
  180. break;
  181. case 0x13:
  182. qla2x00_process_response_queue(rsp);
  183. break;
  184. case 0x15:
  185. mb[0] = MBA_CMPLT_1_16BIT;
  186. mb[1] = MSW(stat);
  187. qla2x00_async_event(vha, rsp, mb);
  188. break;
  189. case 0x16:
  190. mb[0] = MBA_SCSI_COMPLETION;
  191. mb[1] = MSW(stat);
  192. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  193. qla2x00_async_event(vha, rsp, mb);
  194. break;
  195. default:
  196. ql_dbg(ql_dbg_async, vha, 0x5028,
  197. "Unrecognized interrupt type (%d).\n", stat & 0xff);
  198. break;
  199. }
  200. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  201. RD_REG_WORD_RELAXED(&reg->hccr);
  202. }
  203. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  204. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  205. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  206. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  207. complete(&ha->mbx_intr_comp);
  208. }
  209. return (IRQ_HANDLED);
  210. }
  211. /**
  212. * qla2x00_mbx_completion() - Process mailbox command completions.
  213. * @ha: SCSI driver HA context
  214. * @mb0: Mailbox0 register
  215. */
  216. static void
  217. qla2x00_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
  218. {
  219. uint16_t cnt;
  220. uint16_t __iomem *wptr;
  221. struct qla_hw_data *ha = vha->hw;
  222. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  223. /* Load return mailbox registers. */
  224. ha->flags.mbox_int = 1;
  225. ha->mailbox_out[0] = mb0;
  226. wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 1);
  227. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  228. if (IS_QLA2200(ha) && cnt == 8)
  229. wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 8);
  230. if (cnt == 4 || cnt == 5)
  231. ha->mailbox_out[cnt] = qla2x00_debounce_register(wptr);
  232. else
  233. ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
  234. wptr++;
  235. }
  236. if (ha->mcp) {
  237. ql_dbg(ql_dbg_async, vha, 0x5000,
  238. "Got mbx completion. cmd=%x.\n", ha->mcp->mb[0]);
  239. } else {
  240. ql_dbg(ql_dbg_async, vha, 0x5001,
  241. "MBX pointer ERROR.\n");
  242. }
  243. }
  244. static void
  245. qla81xx_idc_event(scsi_qla_host_t *vha, uint16_t aen, uint16_t descr)
  246. {
  247. static char *event[] =
  248. { "Complete", "Request Notification", "Time Extension" };
  249. int rval;
  250. struct device_reg_24xx __iomem *reg24 = &vha->hw->iobase->isp24;
  251. uint16_t __iomem *wptr;
  252. uint16_t cnt, timeout, mb[QLA_IDC_ACK_REGS];
  253. /* Seed data -- mailbox1 -> mailbox7. */
  254. wptr = (uint16_t __iomem *)&reg24->mailbox1;
  255. for (cnt = 0; cnt < QLA_IDC_ACK_REGS; cnt++, wptr++)
  256. mb[cnt] = RD_REG_WORD(wptr);
  257. ql_dbg(ql_dbg_async, vha, 0x5021,
  258. "Inter-Driver Commucation %s -- "
  259. "%04x %04x %04x %04x %04x %04x %04x.\n",
  260. event[aen & 0xff], mb[0], mb[1], mb[2], mb[3],
  261. mb[4], mb[5], mb[6]);
  262. /* Acknowledgement needed? [Notify && non-zero timeout]. */
  263. timeout = (descr >> 8) & 0xf;
  264. if (aen != MBA_IDC_NOTIFY || !timeout)
  265. return;
  266. ql_dbg(ql_dbg_async, vha, 0x5022,
  267. "Inter-Driver Commucation %s -- ACK timeout=%d.\n",
  268. vha->host_no, event[aen & 0xff], timeout);
  269. rval = qla2x00_post_idc_ack_work(vha, mb);
  270. if (rval != QLA_SUCCESS)
  271. ql_log(ql_log_warn, vha, 0x5023,
  272. "IDC failed to post ACK.\n");
  273. }
  274. /**
  275. * qla2x00_async_event() - Process aynchronous events.
  276. * @ha: SCSI driver HA context
  277. * @mb: Mailbox registers (0 - 3)
  278. */
  279. void
  280. qla2x00_async_event(scsi_qla_host_t *vha, struct rsp_que *rsp, uint16_t *mb)
  281. {
  282. #define LS_UNKNOWN 2
  283. static char *link_speeds[] = { "1", "2", "?", "4", "8", "10" };
  284. char *link_speed;
  285. uint16_t handle_cnt;
  286. uint16_t cnt, mbx;
  287. uint32_t handles[5];
  288. struct qla_hw_data *ha = vha->hw;
  289. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  290. struct device_reg_24xx __iomem *reg24 = &ha->iobase->isp24;
  291. struct device_reg_82xx __iomem *reg82 = &ha->iobase->isp82;
  292. uint32_t rscn_entry, host_pid;
  293. uint8_t rscn_queue_index;
  294. unsigned long flags;
  295. /* Setup to process RIO completion. */
  296. handle_cnt = 0;
  297. if (IS_QLA8XXX_TYPE(ha))
  298. goto skip_rio;
  299. switch (mb[0]) {
  300. case MBA_SCSI_COMPLETION:
  301. handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
  302. handle_cnt = 1;
  303. break;
  304. case MBA_CMPLT_1_16BIT:
  305. handles[0] = mb[1];
  306. handle_cnt = 1;
  307. mb[0] = MBA_SCSI_COMPLETION;
  308. break;
  309. case MBA_CMPLT_2_16BIT:
  310. handles[0] = mb[1];
  311. handles[1] = mb[2];
  312. handle_cnt = 2;
  313. mb[0] = MBA_SCSI_COMPLETION;
  314. break;
  315. case MBA_CMPLT_3_16BIT:
  316. handles[0] = mb[1];
  317. handles[1] = mb[2];
  318. handles[2] = mb[3];
  319. handle_cnt = 3;
  320. mb[0] = MBA_SCSI_COMPLETION;
  321. break;
  322. case MBA_CMPLT_4_16BIT:
  323. handles[0] = mb[1];
  324. handles[1] = mb[2];
  325. handles[2] = mb[3];
  326. handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
  327. handle_cnt = 4;
  328. mb[0] = MBA_SCSI_COMPLETION;
  329. break;
  330. case MBA_CMPLT_5_16BIT:
  331. handles[0] = mb[1];
  332. handles[1] = mb[2];
  333. handles[2] = mb[3];
  334. handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
  335. handles[4] = (uint32_t)RD_MAILBOX_REG(ha, reg, 7);
  336. handle_cnt = 5;
  337. mb[0] = MBA_SCSI_COMPLETION;
  338. break;
  339. case MBA_CMPLT_2_32BIT:
  340. handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
  341. handles[1] = le32_to_cpu(
  342. ((uint32_t)(RD_MAILBOX_REG(ha, reg, 7) << 16)) |
  343. RD_MAILBOX_REG(ha, reg, 6));
  344. handle_cnt = 2;
  345. mb[0] = MBA_SCSI_COMPLETION;
  346. break;
  347. default:
  348. break;
  349. }
  350. skip_rio:
  351. switch (mb[0]) {
  352. case MBA_SCSI_COMPLETION: /* Fast Post */
  353. if (!vha->flags.online)
  354. break;
  355. for (cnt = 0; cnt < handle_cnt; cnt++)
  356. qla2x00_process_completed_request(vha, rsp->req,
  357. handles[cnt]);
  358. break;
  359. case MBA_RESET: /* Reset */
  360. ql_dbg(ql_dbg_async, vha, 0x5002,
  361. "Asynchronous RESET.\n");
  362. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  363. break;
  364. case MBA_SYSTEM_ERR: /* System Error */
  365. mbx = IS_QLA81XX(ha) ? RD_REG_WORD(&reg24->mailbox7) : 0;
  366. ql_log(ql_log_warn, vha, 0x5003,
  367. "ISP System Error - mbx1=%xh mbx2=%xh mbx3=%xh "
  368. "mbx7=%xh.\n", mb[1], mb[2], mb[3], mbx);
  369. ha->isp_ops->fw_dump(vha, 1);
  370. if (IS_FWI2_CAPABLE(ha)) {
  371. if (mb[1] == 0 && mb[2] == 0) {
  372. ql_log(ql_log_fatal, vha, 0x5004,
  373. "Unrecoverable Hardware Error: adapter "
  374. "marked OFFLINE!\n");
  375. vha->flags.online = 0;
  376. } else {
  377. /* Check to see if MPI timeout occurred */
  378. if ((mbx & MBX_3) && (ha->flags.port0))
  379. set_bit(MPI_RESET_NEEDED,
  380. &vha->dpc_flags);
  381. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  382. }
  383. } else if (mb[1] == 0) {
  384. ql_log(ql_log_fatal, vha, 0x5005,
  385. "Unrecoverable Hardware Error: adapter marked "
  386. "OFFLINE!\n");
  387. vha->flags.online = 0;
  388. } else
  389. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  390. break;
  391. case MBA_REQ_TRANSFER_ERR: /* Request Transfer Error */
  392. ql_log(ql_log_warn, vha, 0x5006,
  393. "ISP Request Transfer Error (%x).\n", mb[1]);
  394. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  395. break;
  396. case MBA_RSP_TRANSFER_ERR: /* Response Transfer Error */
  397. ql_log(ql_log_warn, vha, 0x5007,
  398. "ISP Response Transfer Error.\n");
  399. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  400. break;
  401. case MBA_WAKEUP_THRES: /* Request Queue Wake-up */
  402. ql_dbg(ql_dbg_async, vha, 0x5008,
  403. "Asynchronous WAKEUP_THRES.\n");
  404. break;
  405. case MBA_LIP_OCCURRED: /* Loop Initialization Procedure */
  406. ql_log(ql_log_info, vha, 0x5009,
  407. "LIP occurred (%x).\n", mb[1]);
  408. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  409. atomic_set(&vha->loop_state, LOOP_DOWN);
  410. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  411. qla2x00_mark_all_devices_lost(vha, 1);
  412. }
  413. if (vha->vp_idx) {
  414. atomic_set(&vha->vp_state, VP_FAILED);
  415. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  416. }
  417. set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
  418. set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
  419. vha->flags.management_server_logged_in = 0;
  420. qla2x00_post_aen_work(vha, FCH_EVT_LIP, mb[1]);
  421. break;
  422. case MBA_LOOP_UP: /* Loop Up Event */
  423. if (IS_QLA2100(ha) || IS_QLA2200(ha)) {
  424. link_speed = link_speeds[0];
  425. ha->link_data_rate = PORT_SPEED_1GB;
  426. } else {
  427. link_speed = link_speeds[LS_UNKNOWN];
  428. if (mb[1] < 5)
  429. link_speed = link_speeds[mb[1]];
  430. else if (mb[1] == 0x13)
  431. link_speed = link_speeds[5];
  432. ha->link_data_rate = mb[1];
  433. }
  434. ql_log(ql_log_info, vha, 0x500a,
  435. "LOOP UP detected (%s Gbps).\n", link_speed);
  436. vha->flags.management_server_logged_in = 0;
  437. qla2x00_post_aen_work(vha, FCH_EVT_LINKUP, ha->link_data_rate);
  438. break;
  439. case MBA_LOOP_DOWN: /* Loop Down Event */
  440. mbx = IS_QLA81XX(ha) ? RD_REG_WORD(&reg24->mailbox4) : 0;
  441. mbx = IS_QLA82XX(ha) ? RD_REG_WORD(&reg82->mailbox_out[4]) : mbx;
  442. ql_log(ql_log_info, vha, 0x500b,
  443. "LOOP DOWN detected (%x %x %x %x).\n",
  444. mb[1], mb[2], mb[3], mbx);
  445. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  446. atomic_set(&vha->loop_state, LOOP_DOWN);
  447. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  448. vha->device_flags |= DFLG_NO_CABLE;
  449. qla2x00_mark_all_devices_lost(vha, 1);
  450. }
  451. if (vha->vp_idx) {
  452. atomic_set(&vha->vp_state, VP_FAILED);
  453. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  454. }
  455. vha->flags.management_server_logged_in = 0;
  456. ha->link_data_rate = PORT_SPEED_UNKNOWN;
  457. qla2x00_post_aen_work(vha, FCH_EVT_LINKDOWN, 0);
  458. break;
  459. case MBA_LIP_RESET: /* LIP reset occurred */
  460. ql_log(ql_log_info, vha, 0x500c,
  461. "LIP reset occurred (%x).\n", mb[1]);
  462. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  463. atomic_set(&vha->loop_state, LOOP_DOWN);
  464. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  465. qla2x00_mark_all_devices_lost(vha, 1);
  466. }
  467. if (vha->vp_idx) {
  468. atomic_set(&vha->vp_state, VP_FAILED);
  469. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  470. }
  471. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  472. ha->operating_mode = LOOP;
  473. vha->flags.management_server_logged_in = 0;
  474. qla2x00_post_aen_work(vha, FCH_EVT_LIPRESET, mb[1]);
  475. break;
  476. /* case MBA_DCBX_COMPLETE: */
  477. case MBA_POINT_TO_POINT: /* Point-to-Point */
  478. if (IS_QLA2100(ha))
  479. break;
  480. if (IS_QLA8XXX_TYPE(ha)) {
  481. ql_dbg(ql_dbg_async, vha, 0x500d,
  482. "DCBX Completed -- %04x %04x %04x.\n",
  483. mb[1], mb[2], mb[3]);
  484. if (ha->notify_dcbx_comp)
  485. complete(&ha->dcbx_comp);
  486. } else
  487. ql_dbg(ql_dbg_async, vha, 0x500e,
  488. "Asynchronous P2P MODE received.\n");
  489. /*
  490. * Until there's a transition from loop down to loop up, treat
  491. * this as loop down only.
  492. */
  493. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  494. atomic_set(&vha->loop_state, LOOP_DOWN);
  495. if (!atomic_read(&vha->loop_down_timer))
  496. atomic_set(&vha->loop_down_timer,
  497. LOOP_DOWN_TIME);
  498. qla2x00_mark_all_devices_lost(vha, 1);
  499. }
  500. if (vha->vp_idx) {
  501. atomic_set(&vha->vp_state, VP_FAILED);
  502. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  503. }
  504. if (!(test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)))
  505. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  506. set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
  507. set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
  508. ha->flags.gpsc_supported = 1;
  509. vha->flags.management_server_logged_in = 0;
  510. break;
  511. case MBA_CHG_IN_CONNECTION: /* Change in connection mode */
  512. if (IS_QLA2100(ha))
  513. break;
  514. ql_log(ql_log_info, vha, 0x500f,
  515. "Configuration change detected: value=%x.\n", mb[1]);
  516. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  517. atomic_set(&vha->loop_state, LOOP_DOWN);
  518. if (!atomic_read(&vha->loop_down_timer))
  519. atomic_set(&vha->loop_down_timer,
  520. LOOP_DOWN_TIME);
  521. qla2x00_mark_all_devices_lost(vha, 1);
  522. }
  523. if (vha->vp_idx) {
  524. atomic_set(&vha->vp_state, VP_FAILED);
  525. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  526. }
  527. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  528. set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
  529. break;
  530. case MBA_PORT_UPDATE: /* Port database update */
  531. /*
  532. * Handle only global and vn-port update events
  533. *
  534. * Relevant inputs:
  535. * mb[1] = N_Port handle of changed port
  536. * OR 0xffff for global event
  537. * mb[2] = New login state
  538. * 7 = Port logged out
  539. * mb[3] = LSB is vp_idx, 0xff = all vps
  540. *
  541. * Skip processing if:
  542. * Event is global, vp_idx is NOT all vps,
  543. * vp_idx does not match
  544. * Event is not global, vp_idx does not match
  545. */
  546. if (IS_QLA2XXX_MIDTYPE(ha) &&
  547. ((mb[1] == 0xffff && (mb[3] & 0xff) != 0xff) ||
  548. (mb[1] != 0xffff)) && vha->vp_idx != (mb[3] & 0xff))
  549. break;
  550. /* Global event -- port logout or port unavailable. */
  551. if (mb[1] == 0xffff && mb[2] == 0x7) {
  552. ql_dbg(ql_dbg_async, vha, 0x5010,
  553. "Port unavailable %04x %04x %04x.\n",
  554. mb[1], mb[2], mb[3]);
  555. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  556. atomic_set(&vha->loop_state, LOOP_DOWN);
  557. atomic_set(&vha->loop_down_timer,
  558. LOOP_DOWN_TIME);
  559. vha->device_flags |= DFLG_NO_CABLE;
  560. qla2x00_mark_all_devices_lost(vha, 1);
  561. }
  562. if (vha->vp_idx) {
  563. atomic_set(&vha->vp_state, VP_FAILED);
  564. fc_vport_set_state(vha->fc_vport,
  565. FC_VPORT_FAILED);
  566. qla2x00_mark_all_devices_lost(vha, 1);
  567. }
  568. vha->flags.management_server_logged_in = 0;
  569. ha->link_data_rate = PORT_SPEED_UNKNOWN;
  570. break;
  571. }
  572. /*
  573. * If PORT UPDATE is global (received LIP_OCCURRED/LIP_RESET
  574. * event etc. earlier indicating loop is down) then process
  575. * it. Otherwise ignore it and Wait for RSCN to come in.
  576. */
  577. atomic_set(&vha->loop_down_timer, 0);
  578. if (atomic_read(&vha->loop_state) != LOOP_DOWN &&
  579. atomic_read(&vha->loop_state) != LOOP_DEAD) {
  580. ql_dbg(ql_dbg_async, vha, 0x5011,
  581. "Asynchronous PORT UPDATE ignored %04x/%04x/%04x.\n",
  582. mb[1], mb[2], mb[3]);
  583. break;
  584. }
  585. ql_dbg(ql_dbg_async, vha, 0x5012,
  586. "Port database changed %04x %04x %04x.\n",
  587. mb[1], mb[2], mb[3]);
  588. /*
  589. * Mark all devices as missing so we will login again.
  590. */
  591. atomic_set(&vha->loop_state, LOOP_UP);
  592. qla2x00_mark_all_devices_lost(vha, 1);
  593. vha->flags.rscn_queue_overflow = 1;
  594. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  595. set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
  596. break;
  597. case MBA_RSCN_UPDATE: /* State Change Registration */
  598. /* Check if the Vport has issued a SCR */
  599. if (vha->vp_idx && test_bit(VP_SCR_NEEDED, &vha->vp_flags))
  600. break;
  601. /* Only handle SCNs for our Vport index. */
  602. if (ha->flags.npiv_supported && vha->vp_idx != (mb[3] & 0xff))
  603. break;
  604. ql_dbg(ql_dbg_async, vha, 0x5013,
  605. "RSCN database changed -- %04x %04x %04x.\n",
  606. mb[1], mb[2], mb[3]);
  607. rscn_entry = ((mb[1] & 0xff) << 16) | mb[2];
  608. host_pid = (vha->d_id.b.domain << 16) | (vha->d_id.b.area << 8)
  609. | vha->d_id.b.al_pa;
  610. if (rscn_entry == host_pid) {
  611. ql_dbg(ql_dbg_async, vha, 0x5014,
  612. "Ignoring RSCN update to local host "
  613. "port ID (%06x).\n", host_pid);
  614. break;
  615. }
  616. /* Ignore reserved bits from RSCN-payload. */
  617. rscn_entry = ((mb[1] & 0x3ff) << 16) | mb[2];
  618. rscn_queue_index = vha->rscn_in_ptr + 1;
  619. if (rscn_queue_index == MAX_RSCN_COUNT)
  620. rscn_queue_index = 0;
  621. if (rscn_queue_index != vha->rscn_out_ptr) {
  622. vha->rscn_queue[vha->rscn_in_ptr] = rscn_entry;
  623. vha->rscn_in_ptr = rscn_queue_index;
  624. } else {
  625. vha->flags.rscn_queue_overflow = 1;
  626. }
  627. atomic_set(&vha->loop_down_timer, 0);
  628. vha->flags.management_server_logged_in = 0;
  629. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  630. set_bit(RSCN_UPDATE, &vha->dpc_flags);
  631. qla2x00_post_aen_work(vha, FCH_EVT_RSCN, rscn_entry);
  632. break;
  633. /* case MBA_RIO_RESPONSE: */
  634. case MBA_ZIO_RESPONSE:
  635. ql_dbg(ql_dbg_async, vha, 0x5015,
  636. "[R|Z]IO update completion.\n");
  637. if (IS_FWI2_CAPABLE(ha))
  638. qla24xx_process_response_queue(vha, rsp);
  639. else
  640. qla2x00_process_response_queue(rsp);
  641. break;
  642. case MBA_DISCARD_RND_FRAME:
  643. ql_dbg(ql_dbg_async, vha, 0x5016,
  644. "Discard RND Frame -- %04x %04x %04x.\n",
  645. mb[1], mb[2], mb[3]);
  646. break;
  647. case MBA_TRACE_NOTIFICATION:
  648. ql_dbg(ql_dbg_async, vha, 0x5017,
  649. "Trace Notification -- %04x %04x.\n", mb[1], mb[2]);
  650. break;
  651. case MBA_ISP84XX_ALERT:
  652. ql_dbg(ql_dbg_async, vha, 0x5018,
  653. "ISP84XX Alert Notification -- %04x %04x %04x.\n",
  654. mb[1], mb[2], mb[3]);
  655. spin_lock_irqsave(&ha->cs84xx->access_lock, flags);
  656. switch (mb[1]) {
  657. case A84_PANIC_RECOVERY:
  658. ql_log(ql_log_info, vha, 0x5019,
  659. "Alert 84XX: panic recovery %04x %04x.\n",
  660. mb[2], mb[3]);
  661. break;
  662. case A84_OP_LOGIN_COMPLETE:
  663. ha->cs84xx->op_fw_version = mb[3] << 16 | mb[2];
  664. ql_log(ql_log_info, vha, 0x501a,
  665. "Alert 84XX: firmware version %x.\n",
  666. ha->cs84xx->op_fw_version);
  667. break;
  668. case A84_DIAG_LOGIN_COMPLETE:
  669. ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
  670. ql_log(ql_log_info, vha, 0x501b,
  671. "Alert 84XX: diagnostic firmware version %x.\n",
  672. ha->cs84xx->diag_fw_version);
  673. break;
  674. case A84_GOLD_LOGIN_COMPLETE:
  675. ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
  676. ha->cs84xx->fw_update = 1;
  677. ql_log(ql_log_info, vha, 0x501c,
  678. "Alert 84XX: gold firmware version %x.\n",
  679. ha->cs84xx->gold_fw_version);
  680. break;
  681. default:
  682. ql_log(ql_log_warn, vha, 0x501d,
  683. "Alert 84xx: Invalid Alert %04x %04x %04x.\n",
  684. mb[1], mb[2], mb[3]);
  685. }
  686. spin_unlock_irqrestore(&ha->cs84xx->access_lock, flags);
  687. break;
  688. case MBA_DCBX_START:
  689. ql_dbg(ql_dbg_async, vha, 0x501e,
  690. "DCBX Started -- %04x %04x %04x.\n",
  691. mb[1], mb[2], mb[3]);
  692. break;
  693. case MBA_DCBX_PARAM_UPDATE:
  694. ql_dbg(ql_dbg_async, vha, 0x501f,
  695. "DCBX Parameters Updated -- %04x %04x %04x.\n",
  696. mb[1], mb[2], mb[3]);
  697. break;
  698. case MBA_FCF_CONF_ERR:
  699. ql_dbg(ql_dbg_async, vha, 0x5020,
  700. "FCF Configuration Error -- %04x %04x %04x.\n",
  701. mb[1], mb[2], mb[3]);
  702. break;
  703. case MBA_IDC_COMPLETE:
  704. case MBA_IDC_NOTIFY:
  705. case MBA_IDC_TIME_EXT:
  706. qla81xx_idc_event(vha, mb[0], mb[1]);
  707. break;
  708. }
  709. if (!vha->vp_idx && ha->num_vhosts)
  710. qla2x00_alert_all_vps(rsp, mb);
  711. }
  712. /**
  713. * qla2x00_process_completed_request() - Process a Fast Post response.
  714. * @ha: SCSI driver HA context
  715. * @index: SRB index
  716. */
  717. static void
  718. qla2x00_process_completed_request(struct scsi_qla_host *vha,
  719. struct req_que *req, uint32_t index)
  720. {
  721. srb_t *sp;
  722. struct qla_hw_data *ha = vha->hw;
  723. /* Validate handle. */
  724. if (index >= MAX_OUTSTANDING_COMMANDS) {
  725. ql_log(ql_log_warn, vha, 0x3014,
  726. "Invalid SCSI command index (%x).\n", index);
  727. if (IS_QLA82XX(ha))
  728. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  729. else
  730. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  731. return;
  732. }
  733. sp = req->outstanding_cmds[index];
  734. if (sp) {
  735. /* Free outstanding command slot. */
  736. req->outstanding_cmds[index] = NULL;
  737. /* Save ISP completion status */
  738. sp->cmd->result = DID_OK << 16;
  739. qla2x00_sp_compl(ha, sp);
  740. } else {
  741. ql_log(ql_log_warn, vha, 0x3016, "Invalid SCSI SRB.\n");
  742. if (IS_QLA82XX(ha))
  743. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  744. else
  745. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  746. }
  747. }
  748. static srb_t *
  749. qla2x00_get_sp_from_handle(scsi_qla_host_t *vha, const char *func,
  750. struct req_que *req, void *iocb)
  751. {
  752. struct qla_hw_data *ha = vha->hw;
  753. sts_entry_t *pkt = iocb;
  754. srb_t *sp = NULL;
  755. uint16_t index;
  756. index = LSW(pkt->handle);
  757. if (index >= MAX_OUTSTANDING_COMMANDS) {
  758. ql_log(ql_log_warn, vha, 0x5031,
  759. "Invalid command index (%x).\n", index);
  760. if (IS_QLA82XX(ha))
  761. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  762. else
  763. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  764. goto done;
  765. }
  766. sp = req->outstanding_cmds[index];
  767. if (!sp) {
  768. ql_log(ql_log_warn, vha, 0x5032,
  769. "Invalid completion handle (%x) -- timed-out.\n", index);
  770. return sp;
  771. }
  772. if (sp->handle != index) {
  773. ql_log(ql_log_warn, vha, 0x5033,
  774. "SRB handle (%x) mismatch %x.\n", sp->handle, index);
  775. return NULL;
  776. }
  777. req->outstanding_cmds[index] = NULL;
  778. done:
  779. return sp;
  780. }
  781. static void
  782. qla2x00_mbx_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  783. struct mbx_entry *mbx)
  784. {
  785. const char func[] = "MBX-IOCB";
  786. const char *type;
  787. fc_port_t *fcport;
  788. srb_t *sp;
  789. struct srb_iocb *lio;
  790. struct srb_ctx *ctx;
  791. uint16_t *data;
  792. uint16_t status;
  793. sp = qla2x00_get_sp_from_handle(vha, func, req, mbx);
  794. if (!sp)
  795. return;
  796. ctx = sp->ctx;
  797. lio = ctx->u.iocb_cmd;
  798. type = ctx->name;
  799. fcport = sp->fcport;
  800. data = lio->u.logio.data;
  801. data[0] = MBS_COMMAND_ERROR;
  802. data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
  803. QLA_LOGIO_LOGIN_RETRIED : 0;
  804. if (mbx->entry_status) {
  805. ql_dbg(ql_dbg_async, vha, 0x5043,
  806. "Async-%s error entry - portid=%02x%02x%02x "
  807. "entry-status=%x status=%x state-flag=%x "
  808. "status-flags=%x.\n",
  809. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  810. fcport->d_id.b.al_pa, mbx->entry_status,
  811. le16_to_cpu(mbx->status), le16_to_cpu(mbx->state_flags),
  812. le16_to_cpu(mbx->status_flags));
  813. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5057,
  814. (uint8_t *)mbx, sizeof(*mbx));
  815. goto logio_done;
  816. }
  817. status = le16_to_cpu(mbx->status);
  818. if (status == 0x30 && ctx->type == SRB_LOGIN_CMD &&
  819. le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE)
  820. status = 0;
  821. if (!status && le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE) {
  822. ql_dbg(ql_dbg_async, vha, 0x5045,
  823. "Async-%s complete - portid=%02x%02x%02x mbx1=%x.\n",
  824. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  825. fcport->d_id.b.al_pa, le16_to_cpu(mbx->mb1));
  826. data[0] = MBS_COMMAND_COMPLETE;
  827. if (ctx->type == SRB_LOGIN_CMD) {
  828. fcport->port_type = FCT_TARGET;
  829. if (le16_to_cpu(mbx->mb1) & BIT_0)
  830. fcport->port_type = FCT_INITIATOR;
  831. else if (le16_to_cpu(mbx->mb1) & BIT_1)
  832. fcport->flags |= FCF_FCP2_DEVICE;
  833. }
  834. goto logio_done;
  835. }
  836. data[0] = le16_to_cpu(mbx->mb0);
  837. switch (data[0]) {
  838. case MBS_PORT_ID_USED:
  839. data[1] = le16_to_cpu(mbx->mb1);
  840. break;
  841. case MBS_LOOP_ID_USED:
  842. break;
  843. default:
  844. data[0] = MBS_COMMAND_ERROR;
  845. break;
  846. }
  847. ql_log(ql_log_warn, vha, 0x5046,
  848. "Async-%s failed - portid=%02x%02x%02x status=%x "
  849. "mb0=%x mb1=%x mb2=%x mb6=%x mb7=%x.\n",
  850. type, fcport->d_id.b.domain,
  851. fcport->d_id.b.area, fcport->d_id.b.al_pa, status,
  852. le16_to_cpu(mbx->mb0), le16_to_cpu(mbx->mb1),
  853. le16_to_cpu(mbx->mb2), le16_to_cpu(mbx->mb6),
  854. le16_to_cpu(mbx->mb7));
  855. logio_done:
  856. lio->done(sp);
  857. }
  858. static void
  859. qla2x00_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
  860. sts_entry_t *pkt, int iocb_type)
  861. {
  862. const char func[] = "CT_IOCB";
  863. const char *type;
  864. struct qla_hw_data *ha = vha->hw;
  865. srb_t *sp;
  866. struct srb_ctx *sp_bsg;
  867. struct fc_bsg_job *bsg_job;
  868. uint16_t comp_status;
  869. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  870. if (!sp)
  871. return;
  872. sp_bsg = sp->ctx;
  873. bsg_job = sp_bsg->u.bsg_job;
  874. type = NULL;
  875. switch (sp_bsg->type) {
  876. case SRB_CT_CMD:
  877. type = "ct pass-through";
  878. break;
  879. default:
  880. ql_log(ql_log_warn, vha, 0x5047,
  881. "Unrecognized SRB: (%p) type=%d.\n", sp, sp_bsg->type);
  882. return;
  883. }
  884. comp_status = le16_to_cpu(pkt->comp_status);
  885. /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
  886. * fc payload to the caller
  887. */
  888. bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
  889. bsg_job->reply_len = sizeof(struct fc_bsg_reply);
  890. if (comp_status != CS_COMPLETE) {
  891. if (comp_status == CS_DATA_UNDERRUN) {
  892. bsg_job->reply->result = DID_OK << 16;
  893. bsg_job->reply->reply_payload_rcv_len =
  894. le16_to_cpu(((sts_entry_t *)pkt)->rsp_info_len);
  895. ql_log(ql_log_warn, vha, 0x5048,
  896. "CT pass-through-%s error "
  897. "comp_status-status=0x%x total_byte = 0x%x.\n",
  898. type, comp_status,
  899. bsg_job->reply->reply_payload_rcv_len);
  900. } else {
  901. ql_log(ql_log_warn, vha, 0x5049,
  902. "CT pass-through-%s error "
  903. "comp_status-status=0x%x.\n", type, comp_status);
  904. bsg_job->reply->result = DID_ERROR << 16;
  905. bsg_job->reply->reply_payload_rcv_len = 0;
  906. }
  907. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5058,
  908. (uint8_t *)pkt, sizeof(*pkt));
  909. } else {
  910. bsg_job->reply->result = DID_OK << 16;
  911. bsg_job->reply->reply_payload_rcv_len =
  912. bsg_job->reply_payload.payload_len;
  913. bsg_job->reply_len = 0;
  914. }
  915. dma_unmap_sg(&ha->pdev->dev, bsg_job->request_payload.sg_list,
  916. bsg_job->request_payload.sg_cnt, DMA_TO_DEVICE);
  917. dma_unmap_sg(&ha->pdev->dev, bsg_job->reply_payload.sg_list,
  918. bsg_job->reply_payload.sg_cnt, DMA_FROM_DEVICE);
  919. if (sp_bsg->type == SRB_ELS_CMD_HST || sp_bsg->type == SRB_CT_CMD)
  920. kfree(sp->fcport);
  921. kfree(sp->ctx);
  922. mempool_free(sp, ha->srb_mempool);
  923. bsg_job->job_done(bsg_job);
  924. }
  925. static void
  926. qla24xx_els_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
  927. struct sts_entry_24xx *pkt, int iocb_type)
  928. {
  929. const char func[] = "ELS_CT_IOCB";
  930. const char *type;
  931. struct qla_hw_data *ha = vha->hw;
  932. srb_t *sp;
  933. struct srb_ctx *sp_bsg;
  934. struct fc_bsg_job *bsg_job;
  935. uint16_t comp_status;
  936. uint32_t fw_status[3];
  937. uint8_t* fw_sts_ptr;
  938. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  939. if (!sp)
  940. return;
  941. sp_bsg = sp->ctx;
  942. bsg_job = sp_bsg->u.bsg_job;
  943. type = NULL;
  944. switch (sp_bsg->type) {
  945. case SRB_ELS_CMD_RPT:
  946. case SRB_ELS_CMD_HST:
  947. type = "els";
  948. break;
  949. case SRB_CT_CMD:
  950. type = "ct pass-through";
  951. break;
  952. default:
  953. ql_log(ql_log_warn, vha, 0x503e,
  954. "Unrecognized SRB: (%p) type=%d.\n", sp, sp_bsg->type);
  955. return;
  956. }
  957. comp_status = fw_status[0] = le16_to_cpu(pkt->comp_status);
  958. fw_status[1] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_1);
  959. fw_status[2] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_2);
  960. /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
  961. * fc payload to the caller
  962. */
  963. bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
  964. bsg_job->reply_len = sizeof(struct fc_bsg_reply) + sizeof(fw_status);
  965. if (comp_status != CS_COMPLETE) {
  966. if (comp_status == CS_DATA_UNDERRUN) {
  967. bsg_job->reply->result = DID_OK << 16;
  968. bsg_job->reply->reply_payload_rcv_len =
  969. le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->total_byte_count);
  970. ql_log(ql_log_info, vha, 0x503f,
  971. "ELS-CT pass-through-%s error comp_status-status=0x%x "
  972. "error subcode 1=0x%x error subcode 2=0x%x total_byte = 0x%x.\n",
  973. type, comp_status, fw_status[1], fw_status[2],
  974. le16_to_cpu(((struct els_sts_entry_24xx *)
  975. pkt)->total_byte_count));
  976. fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
  977. memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
  978. }
  979. else {
  980. ql_log(ql_log_info, vha, 0x5040,
  981. "ELS-CT pass-through-%s error comp_status-status=0x%x "
  982. "error subcode 1=0x%x error subcode 2=0x%x.\n",
  983. type, comp_status,
  984. le16_to_cpu(((struct els_sts_entry_24xx *)
  985. pkt)->error_subcode_1),
  986. le16_to_cpu(((struct els_sts_entry_24xx *)
  987. pkt)->error_subcode_2));
  988. bsg_job->reply->result = DID_ERROR << 16;
  989. bsg_job->reply->reply_payload_rcv_len = 0;
  990. fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
  991. memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
  992. }
  993. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5056,
  994. (uint8_t *)pkt, sizeof(*pkt));
  995. }
  996. else {
  997. bsg_job->reply->result = DID_OK << 16;
  998. bsg_job->reply->reply_payload_rcv_len = bsg_job->reply_payload.payload_len;
  999. bsg_job->reply_len = 0;
  1000. }
  1001. dma_unmap_sg(&ha->pdev->dev,
  1002. bsg_job->request_payload.sg_list,
  1003. bsg_job->request_payload.sg_cnt, DMA_TO_DEVICE);
  1004. dma_unmap_sg(&ha->pdev->dev,
  1005. bsg_job->reply_payload.sg_list,
  1006. bsg_job->reply_payload.sg_cnt, DMA_FROM_DEVICE);
  1007. if ((sp_bsg->type == SRB_ELS_CMD_HST) ||
  1008. (sp_bsg->type == SRB_CT_CMD))
  1009. kfree(sp->fcport);
  1010. kfree(sp->ctx);
  1011. mempool_free(sp, ha->srb_mempool);
  1012. bsg_job->job_done(bsg_job);
  1013. }
  1014. static void
  1015. qla24xx_logio_entry(scsi_qla_host_t *vha, struct req_que *req,
  1016. struct logio_entry_24xx *logio)
  1017. {
  1018. const char func[] = "LOGIO-IOCB";
  1019. const char *type;
  1020. fc_port_t *fcport;
  1021. srb_t *sp;
  1022. struct srb_iocb *lio;
  1023. struct srb_ctx *ctx;
  1024. uint16_t *data;
  1025. uint32_t iop[2];
  1026. sp = qla2x00_get_sp_from_handle(vha, func, req, logio);
  1027. if (!sp)
  1028. return;
  1029. ctx = sp->ctx;
  1030. lio = ctx->u.iocb_cmd;
  1031. type = ctx->name;
  1032. fcport = sp->fcport;
  1033. data = lio->u.logio.data;
  1034. data[0] = MBS_COMMAND_ERROR;
  1035. data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
  1036. QLA_LOGIO_LOGIN_RETRIED : 0;
  1037. if (logio->entry_status) {
  1038. ql_log(ql_log_warn, vha, 0x5034,
  1039. "Async-%s error entry - "
  1040. "portid=%02x%02x%02x entry-status=%x.\n",
  1041. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  1042. fcport->d_id.b.al_pa, logio->entry_status);
  1043. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5059,
  1044. (uint8_t *)logio, sizeof(*logio));
  1045. goto logio_done;
  1046. }
  1047. if (le16_to_cpu(logio->comp_status) == CS_COMPLETE) {
  1048. ql_dbg(ql_dbg_async, vha, 0x5036,
  1049. "Async-%s complete - portid=%02x%02x%02x "
  1050. "iop0=%x.\n",
  1051. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  1052. fcport->d_id.b.al_pa,
  1053. le32_to_cpu(logio->io_parameter[0]));
  1054. data[0] = MBS_COMMAND_COMPLETE;
  1055. if (ctx->type != SRB_LOGIN_CMD)
  1056. goto logio_done;
  1057. iop[0] = le32_to_cpu(logio->io_parameter[0]);
  1058. if (iop[0] & BIT_4) {
  1059. fcport->port_type = FCT_TARGET;
  1060. if (iop[0] & BIT_8)
  1061. fcport->flags |= FCF_FCP2_DEVICE;
  1062. } else if (iop[0] & BIT_5)
  1063. fcport->port_type = FCT_INITIATOR;
  1064. if (logio->io_parameter[7] || logio->io_parameter[8])
  1065. fcport->supported_classes |= FC_COS_CLASS2;
  1066. if (logio->io_parameter[9] || logio->io_parameter[10])
  1067. fcport->supported_classes |= FC_COS_CLASS3;
  1068. goto logio_done;
  1069. }
  1070. iop[0] = le32_to_cpu(logio->io_parameter[0]);
  1071. iop[1] = le32_to_cpu(logio->io_parameter[1]);
  1072. switch (iop[0]) {
  1073. case LSC_SCODE_PORTID_USED:
  1074. data[0] = MBS_PORT_ID_USED;
  1075. data[1] = LSW(iop[1]);
  1076. break;
  1077. case LSC_SCODE_NPORT_USED:
  1078. data[0] = MBS_LOOP_ID_USED;
  1079. break;
  1080. default:
  1081. data[0] = MBS_COMMAND_ERROR;
  1082. break;
  1083. }
  1084. ql_dbg(ql_dbg_async, vha, 0x5037,
  1085. "Async-%s failed - portid=%02x%02x%02x comp=%x "
  1086. "iop0=%x iop1=%x.\n",
  1087. type, fcport->d_id.b.domain,
  1088. fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1089. le16_to_cpu(logio->comp_status),
  1090. le32_to_cpu(logio->io_parameter[0]),
  1091. le32_to_cpu(logio->io_parameter[1]));
  1092. logio_done:
  1093. lio->done(sp);
  1094. }
  1095. static void
  1096. qla24xx_tm_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  1097. struct tsk_mgmt_entry *tsk)
  1098. {
  1099. const char func[] = "TMF-IOCB";
  1100. const char *type;
  1101. fc_port_t *fcport;
  1102. srb_t *sp;
  1103. struct srb_iocb *iocb;
  1104. struct srb_ctx *ctx;
  1105. struct sts_entry_24xx *sts = (struct sts_entry_24xx *)tsk;
  1106. int error = 1;
  1107. sp = qla2x00_get_sp_from_handle(vha, func, req, tsk);
  1108. if (!sp)
  1109. return;
  1110. ctx = sp->ctx;
  1111. iocb = ctx->u.iocb_cmd;
  1112. type = ctx->name;
  1113. fcport = sp->fcport;
  1114. if (sts->entry_status) {
  1115. ql_log(ql_log_warn, vha, 0x5038,
  1116. "Async-%s error - entry-status(%x).\n",
  1117. type, sts->entry_status);
  1118. } else if (sts->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  1119. ql_log(ql_log_warn, vha, 0x5039,
  1120. "Async-%s error - completion status(%x).\n",
  1121. type, sts->comp_status);
  1122. } else if (!(le16_to_cpu(sts->scsi_status) &
  1123. SS_RESPONSE_INFO_LEN_VALID)) {
  1124. ql_log(ql_log_warn, vha, 0x503a,
  1125. "Async-%s error - no response info(%x).\n",
  1126. type, sts->scsi_status);
  1127. } else if (le32_to_cpu(sts->rsp_data_len) < 4) {
  1128. ql_log(ql_log_warn, vha, 0x503b,
  1129. "Async-%s error - not enough response(%d).\n",
  1130. type, sts->rsp_data_len);
  1131. } else if (sts->data[3]) {
  1132. ql_log(ql_log_warn, vha, 0x503c,
  1133. "Async-%s error - response(%x).\n",
  1134. type, sts->data[3]);
  1135. } else {
  1136. error = 0;
  1137. }
  1138. if (error) {
  1139. iocb->u.tmf.data = error;
  1140. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5055,
  1141. (uint8_t *)sts, sizeof(*sts));
  1142. }
  1143. iocb->done(sp);
  1144. }
  1145. /**
  1146. * qla2x00_process_response_queue() - Process response queue entries.
  1147. * @ha: SCSI driver HA context
  1148. */
  1149. void
  1150. qla2x00_process_response_queue(struct rsp_que *rsp)
  1151. {
  1152. struct scsi_qla_host *vha;
  1153. struct qla_hw_data *ha = rsp->hw;
  1154. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  1155. sts_entry_t *pkt;
  1156. uint16_t handle_cnt;
  1157. uint16_t cnt;
  1158. vha = pci_get_drvdata(ha->pdev);
  1159. if (!vha->flags.online)
  1160. return;
  1161. while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
  1162. pkt = (sts_entry_t *)rsp->ring_ptr;
  1163. rsp->ring_index++;
  1164. if (rsp->ring_index == rsp->length) {
  1165. rsp->ring_index = 0;
  1166. rsp->ring_ptr = rsp->ring;
  1167. } else {
  1168. rsp->ring_ptr++;
  1169. }
  1170. if (pkt->entry_status != 0) {
  1171. ql_log(ql_log_warn, vha, 0x5035,
  1172. "Process error entry.\n");
  1173. qla2x00_error_entry(vha, rsp, pkt);
  1174. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1175. wmb();
  1176. continue;
  1177. }
  1178. switch (pkt->entry_type) {
  1179. case STATUS_TYPE:
  1180. qla2x00_status_entry(vha, rsp, pkt);
  1181. break;
  1182. case STATUS_TYPE_21:
  1183. handle_cnt = ((sts21_entry_t *)pkt)->handle_count;
  1184. for (cnt = 0; cnt < handle_cnt; cnt++) {
  1185. qla2x00_process_completed_request(vha, rsp->req,
  1186. ((sts21_entry_t *)pkt)->handle[cnt]);
  1187. }
  1188. break;
  1189. case STATUS_TYPE_22:
  1190. handle_cnt = ((sts22_entry_t *)pkt)->handle_count;
  1191. for (cnt = 0; cnt < handle_cnt; cnt++) {
  1192. qla2x00_process_completed_request(vha, rsp->req,
  1193. ((sts22_entry_t *)pkt)->handle[cnt]);
  1194. }
  1195. break;
  1196. case STATUS_CONT_TYPE:
  1197. qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  1198. break;
  1199. case MBX_IOCB_TYPE:
  1200. qla2x00_mbx_iocb_entry(vha, rsp->req,
  1201. (struct mbx_entry *)pkt);
  1202. break;
  1203. case CT_IOCB_TYPE:
  1204. qla2x00_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
  1205. break;
  1206. default:
  1207. /* Type Not Supported. */
  1208. ql_log(ql_log_warn, vha, 0x504a,
  1209. "Received unknown response pkt type %x "
  1210. "entry status=%x.\n",
  1211. pkt->entry_type, pkt->entry_status);
  1212. break;
  1213. }
  1214. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1215. wmb();
  1216. }
  1217. /* Adjust ring index */
  1218. WRT_REG_WORD(ISP_RSP_Q_OUT(ha, reg), rsp->ring_index);
  1219. }
  1220. static inline void
  1221. qla2x00_handle_sense(srb_t *sp, uint8_t *sense_data, uint32_t par_sense_len,
  1222. uint32_t sense_len, struct rsp_que *rsp)
  1223. {
  1224. struct scsi_qla_host *vha = sp->fcport->vha;
  1225. struct scsi_cmnd *cp = sp->cmd;
  1226. if (sense_len >= SCSI_SENSE_BUFFERSIZE)
  1227. sense_len = SCSI_SENSE_BUFFERSIZE;
  1228. sp->request_sense_length = sense_len;
  1229. sp->request_sense_ptr = cp->sense_buffer;
  1230. if (sp->request_sense_length > par_sense_len)
  1231. sense_len = par_sense_len;
  1232. memcpy(cp->sense_buffer, sense_data, sense_len);
  1233. sp->request_sense_ptr += sense_len;
  1234. sp->request_sense_length -= sense_len;
  1235. if (sp->request_sense_length != 0)
  1236. rsp->status_srb = sp;
  1237. ql_dbg(ql_dbg_io, vha, 0x301c,
  1238. "Check condition Sense data, scsi(%ld:%d:%d:%d) cmd=%p.\n",
  1239. sp->fcport->vha->host_no, cp->device->channel, cp->device->id,
  1240. cp->device->lun, cp);
  1241. if (sense_len)
  1242. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302b,
  1243. cp->sense_buffer, sense_len);
  1244. }
  1245. struct scsi_dif_tuple {
  1246. __be16 guard; /* Checksum */
  1247. __be16 app_tag; /* APPL identifer */
  1248. __be32 ref_tag; /* Target LBA or indirect LBA */
  1249. };
  1250. /*
  1251. * Checks the guard or meta-data for the type of error
  1252. * detected by the HBA. In case of errors, we set the
  1253. * ASC/ASCQ fields in the sense buffer with ILLEGAL_REQUEST
  1254. * to indicate to the kernel that the HBA detected error.
  1255. */
  1256. static inline int
  1257. qla2x00_handle_dif_error(srb_t *sp, struct sts_entry_24xx *sts24)
  1258. {
  1259. struct scsi_qla_host *vha = sp->fcport->vha;
  1260. struct scsi_cmnd *cmd = sp->cmd;
  1261. uint8_t *ap = &sts24->data[12];
  1262. uint8_t *ep = &sts24->data[20];
  1263. uint32_t e_ref_tag, a_ref_tag;
  1264. uint16_t e_app_tag, a_app_tag;
  1265. uint16_t e_guard, a_guard;
  1266. /*
  1267. * swab32 of the "data" field in the beginning of qla2x00_status_entry()
  1268. * would make guard field appear at offset 2
  1269. */
  1270. a_guard = le16_to_cpu(*(uint16_t *)(ap + 2));
  1271. a_app_tag = le16_to_cpu(*(uint16_t *)(ap + 0));
  1272. a_ref_tag = le32_to_cpu(*(uint32_t *)(ap + 4));
  1273. e_guard = le16_to_cpu(*(uint16_t *)(ep + 2));
  1274. e_app_tag = le16_to_cpu(*(uint16_t *)(ep + 0));
  1275. e_ref_tag = le32_to_cpu(*(uint32_t *)(ep + 4));
  1276. ql_dbg(ql_dbg_io, vha, 0x3023,
  1277. "iocb(s) %p Returned STATUS.\n", sts24);
  1278. ql_dbg(ql_dbg_io, vha, 0x3024,
  1279. "DIF ERROR in cmd 0x%x lba 0x%llx act ref"
  1280. " tag=0x%x, exp ref_tag=0x%x, act app tag=0x%x, exp app"
  1281. " tag=0x%x, act guard=0x%x, exp guard=0x%x.\n",
  1282. cmd->cmnd[0], (u64)scsi_get_lba(cmd), a_ref_tag, e_ref_tag,
  1283. a_app_tag, e_app_tag, a_guard, e_guard);
  1284. /*
  1285. * Ignore sector if:
  1286. * For type 3: ref & app tag is all 'f's
  1287. * For type 0,1,2: app tag is all 'f's
  1288. */
  1289. if ((a_app_tag == 0xffff) &&
  1290. ((scsi_get_prot_type(cmd) != SCSI_PROT_DIF_TYPE3) ||
  1291. (a_ref_tag == 0xffffffff))) {
  1292. uint32_t blocks_done, resid;
  1293. sector_t lba_s = scsi_get_lba(cmd);
  1294. /* 2TB boundary case covered automatically with this */
  1295. blocks_done = e_ref_tag - (uint32_t)lba_s + 1;
  1296. resid = scsi_bufflen(cmd) - (blocks_done *
  1297. cmd->device->sector_size);
  1298. scsi_set_resid(cmd, resid);
  1299. cmd->result = DID_OK << 16;
  1300. /* Update protection tag */
  1301. if (scsi_prot_sg_count(cmd)) {
  1302. uint32_t i, j = 0, k = 0, num_ent;
  1303. struct scatterlist *sg;
  1304. struct sd_dif_tuple *spt;
  1305. /* Patch the corresponding protection tags */
  1306. scsi_for_each_prot_sg(cmd, sg,
  1307. scsi_prot_sg_count(cmd), i) {
  1308. num_ent = sg_dma_len(sg) / 8;
  1309. if (k + num_ent < blocks_done) {
  1310. k += num_ent;
  1311. continue;
  1312. }
  1313. j = blocks_done - k - 1;
  1314. k = blocks_done;
  1315. break;
  1316. }
  1317. if (k != blocks_done) {
  1318. qla_printk(KERN_WARNING, sp->fcport->vha->hw,
  1319. "unexpected tag values tag:lba=%x:%llx)\n",
  1320. e_ref_tag, (unsigned long long)lba_s);
  1321. return 1;
  1322. }
  1323. spt = page_address(sg_page(sg)) + sg->offset;
  1324. spt += j;
  1325. spt->app_tag = 0xffff;
  1326. if (scsi_get_prot_type(cmd) == SCSI_PROT_DIF_TYPE3)
  1327. spt->ref_tag = 0xffffffff;
  1328. }
  1329. return 0;
  1330. }
  1331. /* check guard */
  1332. if (e_guard != a_guard) {
  1333. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1334. 0x10, 0x1);
  1335. set_driver_byte(cmd, DRIVER_SENSE);
  1336. set_host_byte(cmd, DID_ABORT);
  1337. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1338. return 1;
  1339. }
  1340. /* check ref tag */
  1341. if (e_ref_tag != a_ref_tag) {
  1342. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1343. 0x10, 0x3);
  1344. set_driver_byte(cmd, DRIVER_SENSE);
  1345. set_host_byte(cmd, DID_ABORT);
  1346. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1347. return 1;
  1348. }
  1349. /* check appl tag */
  1350. if (e_app_tag != a_app_tag) {
  1351. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1352. 0x10, 0x2);
  1353. set_driver_byte(cmd, DRIVER_SENSE);
  1354. set_host_byte(cmd, DID_ABORT);
  1355. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1356. return 1;
  1357. }
  1358. return 1;
  1359. }
  1360. /**
  1361. * qla2x00_status_entry() - Process a Status IOCB entry.
  1362. * @ha: SCSI driver HA context
  1363. * @pkt: Entry pointer
  1364. */
  1365. static void
  1366. qla2x00_status_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, void *pkt)
  1367. {
  1368. srb_t *sp;
  1369. fc_port_t *fcport;
  1370. struct scsi_cmnd *cp;
  1371. sts_entry_t *sts;
  1372. struct sts_entry_24xx *sts24;
  1373. uint16_t comp_status;
  1374. uint16_t scsi_status;
  1375. uint16_t ox_id;
  1376. uint8_t lscsi_status;
  1377. int32_t resid;
  1378. uint32_t sense_len, par_sense_len, rsp_info_len, resid_len,
  1379. fw_resid_len;
  1380. uint8_t *rsp_info, *sense_data;
  1381. struct qla_hw_data *ha = vha->hw;
  1382. uint32_t handle;
  1383. uint16_t que;
  1384. struct req_que *req;
  1385. int logit = 1;
  1386. sts = (sts_entry_t *) pkt;
  1387. sts24 = (struct sts_entry_24xx *) pkt;
  1388. if (IS_FWI2_CAPABLE(ha)) {
  1389. comp_status = le16_to_cpu(sts24->comp_status);
  1390. scsi_status = le16_to_cpu(sts24->scsi_status) & SS_MASK;
  1391. } else {
  1392. comp_status = le16_to_cpu(sts->comp_status);
  1393. scsi_status = le16_to_cpu(sts->scsi_status) & SS_MASK;
  1394. }
  1395. handle = (uint32_t) LSW(sts->handle);
  1396. que = MSW(sts->handle);
  1397. req = ha->req_q_map[que];
  1398. /* Fast path completion. */
  1399. if (comp_status == CS_COMPLETE && scsi_status == 0) {
  1400. qla2x00_process_completed_request(vha, req, handle);
  1401. return;
  1402. }
  1403. /* Validate handle. */
  1404. if (handle < MAX_OUTSTANDING_COMMANDS) {
  1405. sp = req->outstanding_cmds[handle];
  1406. req->outstanding_cmds[handle] = NULL;
  1407. } else
  1408. sp = NULL;
  1409. if (sp == NULL) {
  1410. ql_log(ql_log_warn, vha, 0x3017,
  1411. "Invalid status handle (0x%x).\n", sts->handle);
  1412. if (IS_QLA82XX(ha))
  1413. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  1414. else
  1415. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1416. qla2xxx_wake_dpc(vha);
  1417. return;
  1418. }
  1419. cp = sp->cmd;
  1420. if (cp == NULL) {
  1421. ql_log(ql_log_warn, vha, 0x3018,
  1422. "Command already returned (0x%x/%p).\n",
  1423. sts->handle, sp);
  1424. return;
  1425. }
  1426. lscsi_status = scsi_status & STATUS_MASK;
  1427. fcport = sp->fcport;
  1428. ox_id = 0;
  1429. sense_len = par_sense_len = rsp_info_len = resid_len =
  1430. fw_resid_len = 0;
  1431. if (IS_FWI2_CAPABLE(ha)) {
  1432. if (scsi_status & SS_SENSE_LEN_VALID)
  1433. sense_len = le32_to_cpu(sts24->sense_len);
  1434. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
  1435. rsp_info_len = le32_to_cpu(sts24->rsp_data_len);
  1436. if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER))
  1437. resid_len = le32_to_cpu(sts24->rsp_residual_count);
  1438. if (comp_status == CS_DATA_UNDERRUN)
  1439. fw_resid_len = le32_to_cpu(sts24->residual_len);
  1440. rsp_info = sts24->data;
  1441. sense_data = sts24->data;
  1442. host_to_fcp_swap(sts24->data, sizeof(sts24->data));
  1443. ox_id = le16_to_cpu(sts24->ox_id);
  1444. par_sense_len = sizeof(sts24->data);
  1445. } else {
  1446. if (scsi_status & SS_SENSE_LEN_VALID)
  1447. sense_len = le16_to_cpu(sts->req_sense_length);
  1448. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
  1449. rsp_info_len = le16_to_cpu(sts->rsp_info_len);
  1450. resid_len = le32_to_cpu(sts->residual_length);
  1451. rsp_info = sts->rsp_info;
  1452. sense_data = sts->req_sense_data;
  1453. par_sense_len = sizeof(sts->req_sense_data);
  1454. }
  1455. /* Check for any FCP transport errors. */
  1456. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID) {
  1457. /* Sense data lies beyond any FCP RESPONSE data. */
  1458. if (IS_FWI2_CAPABLE(ha)) {
  1459. sense_data += rsp_info_len;
  1460. par_sense_len -= rsp_info_len;
  1461. }
  1462. if (rsp_info_len > 3 && rsp_info[3]) {
  1463. ql_log(ql_log_warn, vha, 0x3019,
  1464. "FCP I/O protocol failure (0x%x/0x%x).\n",
  1465. rsp_info_len, rsp_info[3]);
  1466. cp->result = DID_BUS_BUSY << 16;
  1467. goto out;
  1468. }
  1469. }
  1470. /* Check for overrun. */
  1471. if (IS_FWI2_CAPABLE(ha) && comp_status == CS_COMPLETE &&
  1472. scsi_status & SS_RESIDUAL_OVER)
  1473. comp_status = CS_DATA_OVERRUN;
  1474. /*
  1475. * Based on Host and scsi status generate status code for Linux
  1476. */
  1477. switch (comp_status) {
  1478. case CS_COMPLETE:
  1479. case CS_QUEUE_FULL:
  1480. if (scsi_status == 0) {
  1481. cp->result = DID_OK << 16;
  1482. break;
  1483. }
  1484. if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER)) {
  1485. resid = resid_len;
  1486. scsi_set_resid(cp, resid);
  1487. if (!lscsi_status &&
  1488. ((unsigned)(scsi_bufflen(cp) - resid) <
  1489. cp->underflow)) {
  1490. ql_log(ql_log_warn, vha, 0x301a,
  1491. "Mid-layer underflow "
  1492. "detected (0x%x of 0x%x bytes).\n",
  1493. resid, scsi_bufflen(cp));
  1494. cp->result = DID_ERROR << 16;
  1495. break;
  1496. }
  1497. }
  1498. cp->result = DID_OK << 16 | lscsi_status;
  1499. if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
  1500. ql_log(ql_log_warn, vha, 0x301b,
  1501. "QUEUE FULL detected.\n");
  1502. break;
  1503. }
  1504. logit = 0;
  1505. if (lscsi_status != SS_CHECK_CONDITION)
  1506. break;
  1507. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  1508. if (!(scsi_status & SS_SENSE_LEN_VALID))
  1509. break;
  1510. qla2x00_handle_sense(sp, sense_data, par_sense_len, sense_len,
  1511. rsp);
  1512. break;
  1513. case CS_DATA_UNDERRUN:
  1514. /* Use F/W calculated residual length. */
  1515. resid = IS_FWI2_CAPABLE(ha) ? fw_resid_len : resid_len;
  1516. scsi_set_resid(cp, resid);
  1517. if (scsi_status & SS_RESIDUAL_UNDER) {
  1518. if (IS_FWI2_CAPABLE(ha) && fw_resid_len != resid_len) {
  1519. ql_log(ql_log_warn, vha, 0x301d,
  1520. "Dropped frame(s) detected "
  1521. "(0x%x of 0x%x bytes).\n",
  1522. resid, scsi_bufflen(cp));
  1523. cp->result = DID_ERROR << 16 | lscsi_status;
  1524. break;
  1525. }
  1526. if (!lscsi_status &&
  1527. ((unsigned)(scsi_bufflen(cp) - resid) <
  1528. cp->underflow)) {
  1529. ql_log(ql_log_warn, vha, 0x301e,
  1530. "Mid-layer underflow "
  1531. "detected (0x%x of 0x%x bytes).\n",
  1532. resid, scsi_bufflen(cp));
  1533. cp->result = DID_ERROR << 16;
  1534. break;
  1535. }
  1536. } else {
  1537. ql_log(ql_log_warn, vha, 0x301f,
  1538. "Dropped frame(s) detected (0x%x "
  1539. "of 0x%x bytes).\n", resid, scsi_bufflen(cp));
  1540. cp->result = DID_ERROR << 16 | lscsi_status;
  1541. goto check_scsi_status;
  1542. }
  1543. cp->result = DID_OK << 16 | lscsi_status;
  1544. logit = 0;
  1545. check_scsi_status:
  1546. /*
  1547. * Check to see if SCSI Status is non zero. If so report SCSI
  1548. * Status.
  1549. */
  1550. if (lscsi_status != 0) {
  1551. if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
  1552. ql_log(ql_log_warn, vha, 0x3020,
  1553. "QUEUE FULL detected.\n");
  1554. logit = 1;
  1555. break;
  1556. }
  1557. if (lscsi_status != SS_CHECK_CONDITION)
  1558. break;
  1559. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  1560. if (!(scsi_status & SS_SENSE_LEN_VALID))
  1561. break;
  1562. qla2x00_handle_sense(sp, sense_data, par_sense_len,
  1563. sense_len, rsp);
  1564. }
  1565. break;
  1566. case CS_PORT_LOGGED_OUT:
  1567. case CS_PORT_CONFIG_CHG:
  1568. case CS_PORT_BUSY:
  1569. case CS_INCOMPLETE:
  1570. case CS_PORT_UNAVAILABLE:
  1571. case CS_TIMEOUT:
  1572. case CS_RESET:
  1573. /*
  1574. * We are going to have the fc class block the rport
  1575. * while we try to recover so instruct the mid layer
  1576. * to requeue until the class decides how to handle this.
  1577. */
  1578. cp->result = DID_TRANSPORT_DISRUPTED << 16;
  1579. if (comp_status == CS_TIMEOUT) {
  1580. if (IS_FWI2_CAPABLE(ha))
  1581. break;
  1582. else if ((le16_to_cpu(sts->status_flags) &
  1583. SF_LOGOUT_SENT) == 0)
  1584. break;
  1585. }
  1586. ql_dbg(ql_dbg_io, vha, 0x3021,
  1587. "Port down status: port-state=0x%x.\n",
  1588. atomic_read(&fcport->state));
  1589. if (atomic_read(&fcport->state) == FCS_ONLINE)
  1590. qla2x00_mark_device_lost(fcport->vha, fcport, 1, 1);
  1591. break;
  1592. case CS_ABORTED:
  1593. cp->result = DID_RESET << 16;
  1594. break;
  1595. case CS_DIF_ERROR:
  1596. logit = qla2x00_handle_dif_error(sp, sts24);
  1597. break;
  1598. default:
  1599. cp->result = DID_ERROR << 16;
  1600. break;
  1601. }
  1602. out:
  1603. if (logit)
  1604. ql_dbg(ql_dbg_io, vha, 0x3022,
  1605. "FCP command status: 0x%x-0x%x (0x%x) "
  1606. "oxid=0x%x cdb=%02x%02x%02x len=0x%x "
  1607. "rsp_info=0x%x resid=0x%x fw_resid=0x%x.\n",
  1608. comp_status, scsi_status, cp->result, ox_id, cp->cmnd[0],
  1609. cp->cmnd[1], cp->cmnd[2], scsi_bufflen(cp), rsp_info_len,
  1610. resid_len, fw_resid_len);
  1611. if (rsp->status_srb == NULL)
  1612. qla2x00_sp_compl(ha, sp);
  1613. }
  1614. /**
  1615. * qla2x00_status_cont_entry() - Process a Status Continuations entry.
  1616. * @ha: SCSI driver HA context
  1617. * @pkt: Entry pointer
  1618. *
  1619. * Extended sense data.
  1620. */
  1621. static void
  1622. qla2x00_status_cont_entry(struct rsp_que *rsp, sts_cont_entry_t *pkt)
  1623. {
  1624. uint8_t sense_sz = 0;
  1625. struct qla_hw_data *ha = rsp->hw;
  1626. struct scsi_qla_host *vha = pci_get_drvdata(ha->pdev);
  1627. srb_t *sp = rsp->status_srb;
  1628. struct scsi_cmnd *cp;
  1629. if (sp != NULL && sp->request_sense_length != 0) {
  1630. cp = sp->cmd;
  1631. if (cp == NULL) {
  1632. ql_log(ql_log_warn, vha, 0x3025,
  1633. "cmd is NULL: already returned to OS (sp=%p).\n",
  1634. sp);
  1635. rsp->status_srb = NULL;
  1636. return;
  1637. }
  1638. if (sp->request_sense_length > sizeof(pkt->data)) {
  1639. sense_sz = sizeof(pkt->data);
  1640. } else {
  1641. sense_sz = sp->request_sense_length;
  1642. }
  1643. /* Move sense data. */
  1644. if (IS_FWI2_CAPABLE(ha))
  1645. host_to_fcp_swap(pkt->data, sizeof(pkt->data));
  1646. memcpy(sp->request_sense_ptr, pkt->data, sense_sz);
  1647. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302c,
  1648. sp->request_sense_ptr, sense_sz);
  1649. sp->request_sense_ptr += sense_sz;
  1650. sp->request_sense_length -= sense_sz;
  1651. /* Place command on done queue. */
  1652. if (sp->request_sense_length == 0) {
  1653. rsp->status_srb = NULL;
  1654. qla2x00_sp_compl(ha, sp);
  1655. }
  1656. }
  1657. }
  1658. /**
  1659. * qla2x00_error_entry() - Process an error entry.
  1660. * @ha: SCSI driver HA context
  1661. * @pkt: Entry pointer
  1662. */
  1663. static void
  1664. qla2x00_error_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, sts_entry_t *pkt)
  1665. {
  1666. srb_t *sp;
  1667. struct qla_hw_data *ha = vha->hw;
  1668. uint32_t handle = LSW(pkt->handle);
  1669. uint16_t que = MSW(pkt->handle);
  1670. struct req_que *req = ha->req_q_map[que];
  1671. if (pkt->entry_status & RF_INV_E_ORDER)
  1672. ql_dbg(ql_dbg_async, vha, 0x502a,
  1673. "Invalid Entry Order.\n");
  1674. else if (pkt->entry_status & RF_INV_E_COUNT)
  1675. ql_dbg(ql_dbg_async, vha, 0x502b,
  1676. "Invalid Entry Count.\n");
  1677. else if (pkt->entry_status & RF_INV_E_PARAM)
  1678. ql_dbg(ql_dbg_async, vha, 0x502c,
  1679. "Invalid Entry Parameter.\n");
  1680. else if (pkt->entry_status & RF_INV_E_TYPE)
  1681. ql_dbg(ql_dbg_async, vha, 0x502d,
  1682. "Invalid Entry Type.\n");
  1683. else if (pkt->entry_status & RF_BUSY)
  1684. ql_dbg(ql_dbg_async, vha, 0x502e,
  1685. "Busy.\n");
  1686. else
  1687. ql_dbg(ql_dbg_async, vha, 0x502f,
  1688. "UNKNOWN flag error.\n");
  1689. /* Validate handle. */
  1690. if (handle < MAX_OUTSTANDING_COMMANDS)
  1691. sp = req->outstanding_cmds[handle];
  1692. else
  1693. sp = NULL;
  1694. if (sp) {
  1695. /* Free outstanding command slot. */
  1696. req->outstanding_cmds[handle] = NULL;
  1697. /* Bad payload or header */
  1698. if (pkt->entry_status &
  1699. (RF_INV_E_ORDER | RF_INV_E_COUNT |
  1700. RF_INV_E_PARAM | RF_INV_E_TYPE)) {
  1701. sp->cmd->result = DID_ERROR << 16;
  1702. } else if (pkt->entry_status & RF_BUSY) {
  1703. sp->cmd->result = DID_BUS_BUSY << 16;
  1704. } else {
  1705. sp->cmd->result = DID_ERROR << 16;
  1706. }
  1707. qla2x00_sp_compl(ha, sp);
  1708. } else if (pkt->entry_type == COMMAND_A64_TYPE || pkt->entry_type ==
  1709. COMMAND_TYPE || pkt->entry_type == COMMAND_TYPE_7
  1710. || pkt->entry_type == COMMAND_TYPE_6) {
  1711. ql_log(ql_log_warn, vha, 0x5030,
  1712. "Error entry - invalid handle.\n");
  1713. if (IS_QLA82XX(ha))
  1714. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  1715. else
  1716. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1717. qla2xxx_wake_dpc(vha);
  1718. }
  1719. }
  1720. /**
  1721. * qla24xx_mbx_completion() - Process mailbox command completions.
  1722. * @ha: SCSI driver HA context
  1723. * @mb0: Mailbox0 register
  1724. */
  1725. static void
  1726. qla24xx_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
  1727. {
  1728. uint16_t cnt;
  1729. uint16_t __iomem *wptr;
  1730. struct qla_hw_data *ha = vha->hw;
  1731. struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
  1732. /* Load return mailbox registers. */
  1733. ha->flags.mbox_int = 1;
  1734. ha->mailbox_out[0] = mb0;
  1735. wptr = (uint16_t __iomem *)&reg->mailbox1;
  1736. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  1737. ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
  1738. wptr++;
  1739. }
  1740. if (ha->mcp) {
  1741. ql_dbg(ql_dbg_async, vha, 0x504d,
  1742. "Got mailbox completion. cmd=%x.\n", ha->mcp->mb[0]);
  1743. } else {
  1744. ql_dbg(ql_dbg_async, vha, 0x504e,
  1745. "MBX pointer ERROR.\n");
  1746. }
  1747. }
  1748. /**
  1749. * qla24xx_process_response_queue() - Process response queue entries.
  1750. * @ha: SCSI driver HA context
  1751. */
  1752. void qla24xx_process_response_queue(struct scsi_qla_host *vha,
  1753. struct rsp_que *rsp)
  1754. {
  1755. struct sts_entry_24xx *pkt;
  1756. struct qla_hw_data *ha = vha->hw;
  1757. if (!vha->flags.online)
  1758. return;
  1759. while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
  1760. pkt = (struct sts_entry_24xx *)rsp->ring_ptr;
  1761. rsp->ring_index++;
  1762. if (rsp->ring_index == rsp->length) {
  1763. rsp->ring_index = 0;
  1764. rsp->ring_ptr = rsp->ring;
  1765. } else {
  1766. rsp->ring_ptr++;
  1767. }
  1768. if (pkt->entry_status != 0) {
  1769. ql_dbg(ql_dbg_async, vha, 0x5029,
  1770. "Process error entry.\n");
  1771. qla2x00_error_entry(vha, rsp, (sts_entry_t *) pkt);
  1772. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1773. wmb();
  1774. continue;
  1775. }
  1776. switch (pkt->entry_type) {
  1777. case STATUS_TYPE:
  1778. qla2x00_status_entry(vha, rsp, pkt);
  1779. break;
  1780. case STATUS_CONT_TYPE:
  1781. qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  1782. break;
  1783. case VP_RPT_ID_IOCB_TYPE:
  1784. qla24xx_report_id_acquisition(vha,
  1785. (struct vp_rpt_id_entry_24xx *)pkt);
  1786. break;
  1787. case LOGINOUT_PORT_IOCB_TYPE:
  1788. qla24xx_logio_entry(vha, rsp->req,
  1789. (struct logio_entry_24xx *)pkt);
  1790. break;
  1791. case TSK_MGMT_IOCB_TYPE:
  1792. qla24xx_tm_iocb_entry(vha, rsp->req,
  1793. (struct tsk_mgmt_entry *)pkt);
  1794. break;
  1795. case CT_IOCB_TYPE:
  1796. qla24xx_els_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
  1797. clear_bit(MBX_INTERRUPT, &vha->hw->mbx_cmd_flags);
  1798. break;
  1799. case ELS_IOCB_TYPE:
  1800. qla24xx_els_ct_entry(vha, rsp->req, pkt, ELS_IOCB_TYPE);
  1801. break;
  1802. case MARKER_TYPE:
  1803. /* Do nothing in this case, this check is to prevent it
  1804. * from falling into default case
  1805. */
  1806. break;
  1807. default:
  1808. /* Type Not Supported. */
  1809. ql_dbg(ql_dbg_async, vha, 0x5042,
  1810. "Received unknown response pkt type %x "
  1811. "entry status=%x.\n",
  1812. pkt->entry_type, pkt->entry_status);
  1813. break;
  1814. }
  1815. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1816. wmb();
  1817. }
  1818. /* Adjust ring index */
  1819. if (IS_QLA82XX(ha)) {
  1820. struct device_reg_82xx __iomem *reg = &ha->iobase->isp82;
  1821. WRT_REG_DWORD(&reg->rsp_q_out[0], rsp->ring_index);
  1822. } else
  1823. WRT_REG_DWORD(rsp->rsp_q_out, rsp->ring_index);
  1824. }
  1825. static void
  1826. qla2xxx_check_risc_status(scsi_qla_host_t *vha)
  1827. {
  1828. int rval;
  1829. uint32_t cnt;
  1830. struct qla_hw_data *ha = vha->hw;
  1831. struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
  1832. if (!IS_QLA25XX(ha) && !IS_QLA81XX(ha))
  1833. return;
  1834. rval = QLA_SUCCESS;
  1835. WRT_REG_DWORD(&reg->iobase_addr, 0x7C00);
  1836. RD_REG_DWORD(&reg->iobase_addr);
  1837. WRT_REG_DWORD(&reg->iobase_window, 0x0001);
  1838. for (cnt = 10000; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
  1839. rval == QLA_SUCCESS; cnt--) {
  1840. if (cnt) {
  1841. WRT_REG_DWORD(&reg->iobase_window, 0x0001);
  1842. udelay(10);
  1843. } else
  1844. rval = QLA_FUNCTION_TIMEOUT;
  1845. }
  1846. if (rval == QLA_SUCCESS)
  1847. goto next_test;
  1848. WRT_REG_DWORD(&reg->iobase_window, 0x0003);
  1849. for (cnt = 100; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
  1850. rval == QLA_SUCCESS; cnt--) {
  1851. if (cnt) {
  1852. WRT_REG_DWORD(&reg->iobase_window, 0x0003);
  1853. udelay(10);
  1854. } else
  1855. rval = QLA_FUNCTION_TIMEOUT;
  1856. }
  1857. if (rval != QLA_SUCCESS)
  1858. goto done;
  1859. next_test:
  1860. if (RD_REG_DWORD(&reg->iobase_c8) & BIT_3)
  1861. ql_log(ql_log_info, vha, 0x504c,
  1862. "Additional code -- 0x55AA.\n");
  1863. done:
  1864. WRT_REG_DWORD(&reg->iobase_window, 0x0000);
  1865. RD_REG_DWORD(&reg->iobase_window);
  1866. }
  1867. /**
  1868. * qla24xx_intr_handler() - Process interrupts for the ISP23xx and ISP63xx.
  1869. * @irq:
  1870. * @dev_id: SCSI driver HA context
  1871. *
  1872. * Called by system whenever the host adapter generates an interrupt.
  1873. *
  1874. * Returns handled flag.
  1875. */
  1876. irqreturn_t
  1877. qla24xx_intr_handler(int irq, void *dev_id)
  1878. {
  1879. scsi_qla_host_t *vha;
  1880. struct qla_hw_data *ha;
  1881. struct device_reg_24xx __iomem *reg;
  1882. int status;
  1883. unsigned long iter;
  1884. uint32_t stat;
  1885. uint32_t hccr;
  1886. uint16_t mb[4];
  1887. struct rsp_que *rsp;
  1888. unsigned long flags;
  1889. rsp = (struct rsp_que *) dev_id;
  1890. if (!rsp) {
  1891. printk(KERN_INFO
  1892. "%s(): NULL response queue pointer.\n", __func__);
  1893. return IRQ_NONE;
  1894. }
  1895. ha = rsp->hw;
  1896. reg = &ha->iobase->isp24;
  1897. status = 0;
  1898. if (unlikely(pci_channel_offline(ha->pdev)))
  1899. return IRQ_HANDLED;
  1900. spin_lock_irqsave(&ha->hardware_lock, flags);
  1901. vha = pci_get_drvdata(ha->pdev);
  1902. for (iter = 50; iter--; ) {
  1903. stat = RD_REG_DWORD(&reg->host_status);
  1904. if (stat & HSRX_RISC_PAUSED) {
  1905. if (unlikely(pci_channel_offline(ha->pdev)))
  1906. break;
  1907. hccr = RD_REG_DWORD(&reg->hccr);
  1908. ql_log(ql_log_warn, vha, 0x504b,
  1909. "RISC paused -- HCCR=%x, Dumping firmware.\n",
  1910. hccr);
  1911. qla2xxx_check_risc_status(vha);
  1912. ha->isp_ops->fw_dump(vha, 1);
  1913. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1914. break;
  1915. } else if ((stat & HSRX_RISC_INT) == 0)
  1916. break;
  1917. switch (stat & 0xff) {
  1918. case 0x1:
  1919. case 0x2:
  1920. case 0x10:
  1921. case 0x11:
  1922. qla24xx_mbx_completion(vha, MSW(stat));
  1923. status |= MBX_INTERRUPT;
  1924. break;
  1925. case 0x12:
  1926. mb[0] = MSW(stat);
  1927. mb[1] = RD_REG_WORD(&reg->mailbox1);
  1928. mb[2] = RD_REG_WORD(&reg->mailbox2);
  1929. mb[3] = RD_REG_WORD(&reg->mailbox3);
  1930. qla2x00_async_event(vha, rsp, mb);
  1931. break;
  1932. case 0x13:
  1933. case 0x14:
  1934. qla24xx_process_response_queue(vha, rsp);
  1935. break;
  1936. default:
  1937. ql_dbg(ql_dbg_async, vha, 0x504f,
  1938. "Unrecognized interrupt type (%d).\n", stat * 0xff);
  1939. break;
  1940. }
  1941. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  1942. RD_REG_DWORD_RELAXED(&reg->hccr);
  1943. }
  1944. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1945. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  1946. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  1947. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  1948. complete(&ha->mbx_intr_comp);
  1949. }
  1950. return IRQ_HANDLED;
  1951. }
  1952. static irqreturn_t
  1953. qla24xx_msix_rsp_q(int irq, void *dev_id)
  1954. {
  1955. struct qla_hw_data *ha;
  1956. struct rsp_que *rsp;
  1957. struct device_reg_24xx __iomem *reg;
  1958. struct scsi_qla_host *vha;
  1959. unsigned long flags;
  1960. rsp = (struct rsp_que *) dev_id;
  1961. if (!rsp) {
  1962. printk(KERN_INFO
  1963. "%s(): NULL response queue pointer.\n", __func__);
  1964. return IRQ_NONE;
  1965. }
  1966. ha = rsp->hw;
  1967. reg = &ha->iobase->isp24;
  1968. spin_lock_irqsave(&ha->hardware_lock, flags);
  1969. vha = pci_get_drvdata(ha->pdev);
  1970. qla24xx_process_response_queue(vha, rsp);
  1971. if (!ha->flags.disable_msix_handshake) {
  1972. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  1973. RD_REG_DWORD_RELAXED(&reg->hccr);
  1974. }
  1975. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1976. return IRQ_HANDLED;
  1977. }
  1978. static irqreturn_t
  1979. qla25xx_msix_rsp_q(int irq, void *dev_id)
  1980. {
  1981. struct qla_hw_data *ha;
  1982. struct rsp_que *rsp;
  1983. struct device_reg_24xx __iomem *reg;
  1984. unsigned long flags;
  1985. rsp = (struct rsp_que *) dev_id;
  1986. if (!rsp) {
  1987. printk(KERN_INFO
  1988. "%s(): NULL response queue pointer.\n", __func__);
  1989. return IRQ_NONE;
  1990. }
  1991. ha = rsp->hw;
  1992. /* Clear the interrupt, if enabled, for this response queue */
  1993. if (!ha->flags.disable_msix_handshake) {
  1994. reg = &ha->iobase->isp24;
  1995. spin_lock_irqsave(&ha->hardware_lock, flags);
  1996. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  1997. RD_REG_DWORD_RELAXED(&reg->hccr);
  1998. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1999. }
  2000. queue_work_on((int) (rsp->id - 1), ha->wq, &rsp->q_work);
  2001. return IRQ_HANDLED;
  2002. }
  2003. static irqreturn_t
  2004. qla24xx_msix_default(int irq, void *dev_id)
  2005. {
  2006. scsi_qla_host_t *vha;
  2007. struct qla_hw_data *ha;
  2008. struct rsp_que *rsp;
  2009. struct device_reg_24xx __iomem *reg;
  2010. int status;
  2011. uint32_t stat;
  2012. uint32_t hccr;
  2013. uint16_t mb[4];
  2014. unsigned long flags;
  2015. rsp = (struct rsp_que *) dev_id;
  2016. if (!rsp) {
  2017. printk(KERN_INFO
  2018. "%s(): NULL response queue pointer.\n", __func__);
  2019. return IRQ_NONE;
  2020. }
  2021. ha = rsp->hw;
  2022. reg = &ha->iobase->isp24;
  2023. status = 0;
  2024. spin_lock_irqsave(&ha->hardware_lock, flags);
  2025. vha = pci_get_drvdata(ha->pdev);
  2026. do {
  2027. stat = RD_REG_DWORD(&reg->host_status);
  2028. if (stat & HSRX_RISC_PAUSED) {
  2029. if (unlikely(pci_channel_offline(ha->pdev)))
  2030. break;
  2031. hccr = RD_REG_DWORD(&reg->hccr);
  2032. ql_log(ql_log_info, vha, 0x5050,
  2033. "RISC paused -- HCCR=%x, Dumping firmware.\n",
  2034. hccr);
  2035. qla2xxx_check_risc_status(vha);
  2036. ha->isp_ops->fw_dump(vha, 1);
  2037. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2038. break;
  2039. } else if ((stat & HSRX_RISC_INT) == 0)
  2040. break;
  2041. switch (stat & 0xff) {
  2042. case 0x1:
  2043. case 0x2:
  2044. case 0x10:
  2045. case 0x11:
  2046. qla24xx_mbx_completion(vha, MSW(stat));
  2047. status |= MBX_INTERRUPT;
  2048. break;
  2049. case 0x12:
  2050. mb[0] = MSW(stat);
  2051. mb[1] = RD_REG_WORD(&reg->mailbox1);
  2052. mb[2] = RD_REG_WORD(&reg->mailbox2);
  2053. mb[3] = RD_REG_WORD(&reg->mailbox3);
  2054. qla2x00_async_event(vha, rsp, mb);
  2055. break;
  2056. case 0x13:
  2057. case 0x14:
  2058. qla24xx_process_response_queue(vha, rsp);
  2059. break;
  2060. default:
  2061. ql_dbg(ql_dbg_async, vha, 0x5051,
  2062. "Unrecognized interrupt type (%d).\n", stat & 0xff);
  2063. break;
  2064. }
  2065. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  2066. } while (0);
  2067. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2068. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  2069. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  2070. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  2071. complete(&ha->mbx_intr_comp);
  2072. }
  2073. return IRQ_HANDLED;
  2074. }
  2075. /* Interrupt handling helpers. */
  2076. struct qla_init_msix_entry {
  2077. const char *name;
  2078. irq_handler_t handler;
  2079. };
  2080. static struct qla_init_msix_entry msix_entries[3] = {
  2081. { "qla2xxx (default)", qla24xx_msix_default },
  2082. { "qla2xxx (rsp_q)", qla24xx_msix_rsp_q },
  2083. { "qla2xxx (multiq)", qla25xx_msix_rsp_q },
  2084. };
  2085. static struct qla_init_msix_entry qla82xx_msix_entries[2] = {
  2086. { "qla2xxx (default)", qla82xx_msix_default },
  2087. { "qla2xxx (rsp_q)", qla82xx_msix_rsp_q },
  2088. };
  2089. static void
  2090. qla24xx_disable_msix(struct qla_hw_data *ha)
  2091. {
  2092. int i;
  2093. struct qla_msix_entry *qentry;
  2094. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2095. for (i = 0; i < ha->msix_count; i++) {
  2096. qentry = &ha->msix_entries[i];
  2097. if (qentry->have_irq)
  2098. free_irq(qentry->vector, qentry->rsp);
  2099. }
  2100. pci_disable_msix(ha->pdev);
  2101. kfree(ha->msix_entries);
  2102. ha->msix_entries = NULL;
  2103. ha->flags.msix_enabled = 0;
  2104. ql_dbg(ql_dbg_init, vha, 0x0042,
  2105. "Disabled the MSI.\n");
  2106. }
  2107. static int
  2108. qla24xx_enable_msix(struct qla_hw_data *ha, struct rsp_que *rsp)
  2109. {
  2110. #define MIN_MSIX_COUNT 2
  2111. int i, ret;
  2112. struct msix_entry *entries;
  2113. struct qla_msix_entry *qentry;
  2114. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2115. entries = kzalloc(sizeof(struct msix_entry) * ha->msix_count,
  2116. GFP_KERNEL);
  2117. if (!entries) {
  2118. ql_log(ql_log_warn, vha, 0x00bc,
  2119. "Failed to allocate memory for msix_entry.\n");
  2120. return -ENOMEM;
  2121. }
  2122. for (i = 0; i < ha->msix_count; i++)
  2123. entries[i].entry = i;
  2124. ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
  2125. if (ret) {
  2126. if (ret < MIN_MSIX_COUNT)
  2127. goto msix_failed;
  2128. ql_log(ql_log_warn, vha, 0x00c6,
  2129. "MSI-X: Failed to enable support "
  2130. "-- %d/%d\n Retry with %d vectors.\n",
  2131. ha->msix_count, ret, ret);
  2132. ha->msix_count = ret;
  2133. ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
  2134. if (ret) {
  2135. msix_failed:
  2136. ql_log(ql_log_fatal, vha, 0x00c7,
  2137. "MSI-X: Failed to enable support, "
  2138. "giving up -- %d/%d.\n",
  2139. ha->msix_count, ret);
  2140. goto msix_out;
  2141. }
  2142. ha->max_rsp_queues = ha->msix_count - 1;
  2143. }
  2144. ha->msix_entries = kzalloc(sizeof(struct qla_msix_entry) *
  2145. ha->msix_count, GFP_KERNEL);
  2146. if (!ha->msix_entries) {
  2147. ql_log(ql_log_fatal, vha, 0x00c8,
  2148. "Failed to allocate memory for ha->msix_entries.\n");
  2149. ret = -ENOMEM;
  2150. goto msix_out;
  2151. }
  2152. ha->flags.msix_enabled = 1;
  2153. for (i = 0; i < ha->msix_count; i++) {
  2154. qentry = &ha->msix_entries[i];
  2155. qentry->vector = entries[i].vector;
  2156. qentry->entry = entries[i].entry;
  2157. qentry->have_irq = 0;
  2158. qentry->rsp = NULL;
  2159. }
  2160. /* Enable MSI-X vectors for the base queue */
  2161. for (i = 0; i < 2; i++) {
  2162. qentry = &ha->msix_entries[i];
  2163. if (IS_QLA82XX(ha)) {
  2164. ret = request_irq(qentry->vector,
  2165. qla82xx_msix_entries[i].handler,
  2166. 0, qla82xx_msix_entries[i].name, rsp);
  2167. } else {
  2168. ret = request_irq(qentry->vector,
  2169. msix_entries[i].handler,
  2170. 0, msix_entries[i].name, rsp);
  2171. }
  2172. if (ret) {
  2173. ql_log(ql_log_fatal, vha, 0x00cb,
  2174. "MSI-X: unable to register handler -- %x/%d.\n",
  2175. qentry->vector, ret);
  2176. qla24xx_disable_msix(ha);
  2177. ha->mqenable = 0;
  2178. goto msix_out;
  2179. }
  2180. qentry->have_irq = 1;
  2181. qentry->rsp = rsp;
  2182. rsp->msix = qentry;
  2183. }
  2184. /* Enable MSI-X vector for response queue update for queue 0 */
  2185. if (ha->mqiobase && (ha->max_rsp_queues > 1 || ha->max_req_queues > 1))
  2186. ha->mqenable = 1;
  2187. ql_dbg(ql_dbg_multiq, vha, 0xc005,
  2188. "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
  2189. ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
  2190. ql_dbg(ql_dbg_init, vha, 0x0055,
  2191. "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
  2192. ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
  2193. msix_out:
  2194. kfree(entries);
  2195. return ret;
  2196. }
  2197. int
  2198. qla2x00_request_irqs(struct qla_hw_data *ha, struct rsp_que *rsp)
  2199. {
  2200. int ret;
  2201. device_reg_t __iomem *reg = ha->iobase;
  2202. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2203. /* If possible, enable MSI-X. */
  2204. if (!IS_QLA2432(ha) && !IS_QLA2532(ha) &&
  2205. !IS_QLA8432(ha) && !IS_QLA8XXX_TYPE(ha))
  2206. goto skip_msi;
  2207. if (ha->pdev->subsystem_vendor == PCI_VENDOR_ID_HP &&
  2208. (ha->pdev->subsystem_device == 0x7040 ||
  2209. ha->pdev->subsystem_device == 0x7041 ||
  2210. ha->pdev->subsystem_device == 0x1705)) {
  2211. ql_log(ql_log_warn, vha, 0x0034,
  2212. "MSI-X: Unsupported ISP 2432 SSVID/SSDID (0x%X,0x%X).\n",
  2213. ha->pdev->subsystem_vendor,
  2214. ha->pdev->subsystem_device);
  2215. goto skip_msi;
  2216. }
  2217. if (IS_QLA2432(ha) && (ha->pdev->revision < QLA_MSIX_CHIP_REV_24XX)) {
  2218. ql_log(ql_log_warn, vha, 0x0035,
  2219. "MSI-X; Unsupported ISP2432 (0x%X, 0x%X).\n",
  2220. ha->pdev->revision, QLA_MSIX_CHIP_REV_24XX);
  2221. goto skip_msix;
  2222. }
  2223. ret = qla24xx_enable_msix(ha, rsp);
  2224. if (!ret) {
  2225. ql_dbg(ql_dbg_init, vha, 0x0036,
  2226. "MSI-X: Enabled (0x%X, 0x%X).\n",
  2227. ha->chip_revision, ha->fw_attributes);
  2228. goto clear_risc_ints;
  2229. }
  2230. ql_log(ql_log_info, vha, 0x0037,
  2231. "MSI-X Falling back-to MSI mode -%d.\n", ret);
  2232. skip_msix:
  2233. if (!IS_QLA24XX(ha) && !IS_QLA2532(ha) && !IS_QLA8432(ha) &&
  2234. !IS_QLA8001(ha))
  2235. goto skip_msi;
  2236. ret = pci_enable_msi(ha->pdev);
  2237. if (!ret) {
  2238. ql_dbg(ql_dbg_init, vha, 0x0038,
  2239. "MSI: Enabled.\n");
  2240. ha->flags.msi_enabled = 1;
  2241. } else
  2242. ql_log(ql_log_warn, vha, 0x0039,
  2243. "MSI-X; Falling back-to INTa mode -- %d.\n", ret);
  2244. skip_msi:
  2245. ret = request_irq(ha->pdev->irq, ha->isp_ops->intr_handler,
  2246. ha->flags.msi_enabled ? 0 : IRQF_SHARED,
  2247. QLA2XXX_DRIVER_NAME, rsp);
  2248. if (ret) {
  2249. ql_log(ql_log_warn, vha, 0x003a,
  2250. "Failed to reserve interrupt %d already in use.\n",
  2251. ha->pdev->irq);
  2252. goto fail;
  2253. }
  2254. clear_risc_ints:
  2255. /*
  2256. * FIXME: Noted that 8014s were being dropped during NK testing.
  2257. * Timing deltas during MSI-X/INTa transitions?
  2258. */
  2259. if (IS_QLA81XX(ha) || IS_QLA82XX(ha))
  2260. goto fail;
  2261. spin_lock_irq(&ha->hardware_lock);
  2262. if (IS_FWI2_CAPABLE(ha)) {
  2263. WRT_REG_DWORD(&reg->isp24.hccr, HCCRX_CLR_HOST_INT);
  2264. WRT_REG_DWORD(&reg->isp24.hccr, HCCRX_CLR_RISC_INT);
  2265. } else {
  2266. WRT_REG_WORD(&reg->isp.semaphore, 0);
  2267. WRT_REG_WORD(&reg->isp.hccr, HCCR_CLR_RISC_INT);
  2268. WRT_REG_WORD(&reg->isp.hccr, HCCR_CLR_HOST_INT);
  2269. }
  2270. spin_unlock_irq(&ha->hardware_lock);
  2271. fail:
  2272. return ret;
  2273. }
  2274. void
  2275. qla2x00_free_irqs(scsi_qla_host_t *vha)
  2276. {
  2277. struct qla_hw_data *ha = vha->hw;
  2278. struct rsp_que *rsp = ha->rsp_q_map[0];
  2279. if (ha->flags.msix_enabled)
  2280. qla24xx_disable_msix(ha);
  2281. else if (ha->flags.msi_enabled) {
  2282. free_irq(ha->pdev->irq, rsp);
  2283. pci_disable_msi(ha->pdev);
  2284. } else
  2285. free_irq(ha->pdev->irq, rsp);
  2286. }
  2287. int qla25xx_request_irq(struct rsp_que *rsp)
  2288. {
  2289. struct qla_hw_data *ha = rsp->hw;
  2290. struct qla_init_msix_entry *intr = &msix_entries[2];
  2291. struct qla_msix_entry *msix = rsp->msix;
  2292. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2293. int ret;
  2294. ret = request_irq(msix->vector, intr->handler, 0, intr->name, rsp);
  2295. if (ret) {
  2296. ql_log(ql_log_fatal, vha, 0x00e6,
  2297. "MSI-X: Unable to register handler -- %x/%d.\n",
  2298. msix->vector, ret);
  2299. return ret;
  2300. }
  2301. msix->have_irq = 1;
  2302. msix->rsp = rsp;
  2303. return ret;
  2304. }