phy_ht.h 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. #ifndef B43_PHY_HT_H_
  2. #define B43_PHY_HT_H_
  3. #include "phy_common.h"
  4. #define B43_PHY_HT_BBCFG 0x001 /* BB config */
  5. #define B43_PHY_HT_BBCFG_RSTCCA 0x4000 /* Reset CCA */
  6. #define B43_PHY_HT_BBCFG_RSTRX 0x8000 /* Reset RX */
  7. #define B43_PHY_HT_BANDCTL 0x009 /* Band control */
  8. #define B43_PHY_HT_BANDCTL_5GHZ 0x0001 /* Use the 5GHz band */
  9. #define B43_PHY_HT_TABLE_ADDR 0x072 /* Table address */
  10. #define B43_PHY_HT_TABLE_DATALO 0x073 /* Table data low */
  11. #define B43_PHY_HT_TABLE_DATAHI 0x074 /* Table data high */
  12. #define B43_PHY_HT_BW1 0x1CE
  13. #define B43_PHY_HT_BW2 0x1CF
  14. #define B43_PHY_HT_BW3 0x1D0
  15. #define B43_PHY_HT_BW4 0x1D1
  16. #define B43_PHY_HT_BW5 0x1D2
  17. #define B43_PHY_HT_BW6 0x1D3
  18. #define B43_PHY_HT_C1_CLIP1THRES B43_PHY_OFDM(0x00E)
  19. #define B43_PHY_HT_C2_CLIP1THRES B43_PHY_OFDM(0x04E)
  20. #define B43_PHY_HT_C3_CLIP1THRES B43_PHY_OFDM(0x08E)
  21. #define B43_PHY_HT_RF_SEQ_MODE B43_PHY_EXTG(0x000)
  22. #define B43_PHY_HT_RF_SEQ_TRIG B43_PHY_EXTG(0x003)
  23. #define B43_PHY_HT_RF_SEQ_TRIG_RX2TX 0x0001 /* RX2TX */
  24. #define B43_PHY_HT_RF_SEQ_TRIG_TX2RX 0x0002 /* TX2RX */
  25. #define B43_PHY_HT_RF_SEQ_TRIG_UPGH 0x0004 /* Update gain H */
  26. #define B43_PHY_HT_RF_SEQ_TRIG_UPGL 0x0008 /* Update gain L */
  27. #define B43_PHY_HT_RF_SEQ_TRIG_UPGU 0x0010 /* Update gain U */
  28. #define B43_PHY_HT_RF_SEQ_TRIG_RST2RX 0x0020 /* Reset to RX */
  29. #define B43_PHY_HT_RF_SEQ_STATUS B43_PHY_EXTG(0x004)
  30. /* Values for the status are the same as for the trigger */
  31. #define B43_PHY_HT_RF_CTL1 B43_PHY_EXTG(0x010)
  32. #define B43_PHY_HT_AFE_CTL1 B43_PHY_EXTG(0x110)
  33. #define B43_PHY_HT_AFE_CTL2 B43_PHY_EXTG(0x111)
  34. #define B43_PHY_HT_AFE_CTL3 B43_PHY_EXTG(0x114)
  35. #define B43_PHY_HT_AFE_CTL4 B43_PHY_EXTG(0x115)
  36. #define B43_PHY_HT_AFE_CTL5 B43_PHY_EXTG(0x118)
  37. #define B43_PHY_HT_AFE_CTL6 B43_PHY_EXTG(0x119)
  38. /* Values for PHY registers used on channel switching */
  39. struct b43_phy_ht_channeltab_e_phy {
  40. u16 bw1;
  41. u16 bw2;
  42. u16 bw3;
  43. u16 bw4;
  44. u16 bw5;
  45. u16 bw6;
  46. };
  47. struct b43_phy_ht {
  48. };
  49. struct b43_phy_operations;
  50. extern const struct b43_phy_operations b43_phyops_ht;
  51. #endif /* B43_PHY_HT_H_ */