icplus.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247
  1. /*
  2. * Driver for ICPlus PHYs
  3. *
  4. * Copyright (c) 2007 Freescale Semiconductor, Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/string.h>
  14. #include <linux/errno.h>
  15. #include <linux/unistd.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/init.h>
  18. #include <linux/delay.h>
  19. #include <linux/netdevice.h>
  20. #include <linux/etherdevice.h>
  21. #include <linux/skbuff.h>
  22. #include <linux/spinlock.h>
  23. #include <linux/mm.h>
  24. #include <linux/module.h>
  25. #include <linux/mii.h>
  26. #include <linux/ethtool.h>
  27. #include <linux/phy.h>
  28. #include <asm/io.h>
  29. #include <asm/irq.h>
  30. #include <asm/uaccess.h>
  31. MODULE_DESCRIPTION("ICPlus IP175C/IP101A/IC1001 PHY drivers");
  32. MODULE_AUTHOR("Michael Barkowski");
  33. MODULE_LICENSE("GPL");
  34. /* IP101A/IP1001 */
  35. #define IP10XX_SPEC_CTRL_STATUS 16 /* Spec. Control Register */
  36. #define IP1001_SPEC_CTRL_STATUS_2 20 /* IP1001 Spec. Control Reg 2 */
  37. #define IP1001_PHASE_SEL_MASK 3 /* IP1001 RX/TXPHASE_SEL */
  38. #define IP1001_APS_ON 11 /* IP1001 APS Mode bit */
  39. #define IP101A_APS_ON 2 /* IP101A APS Mode bit */
  40. static int ip175c_config_init(struct phy_device *phydev)
  41. {
  42. int err, i;
  43. static int full_reset_performed = 0;
  44. if (full_reset_performed == 0) {
  45. /* master reset */
  46. err = mdiobus_write(phydev->bus, 30, 0, 0x175c);
  47. if (err < 0)
  48. return err;
  49. /* ensure no bus delays overlap reset period */
  50. err = mdiobus_read(phydev->bus, 30, 0);
  51. /* data sheet specifies reset period is 2 msec */
  52. mdelay(2);
  53. /* enable IP175C mode */
  54. err = mdiobus_write(phydev->bus, 29, 31, 0x175c);
  55. if (err < 0)
  56. return err;
  57. /* Set MII0 speed and duplex (in PHY mode) */
  58. err = mdiobus_write(phydev->bus, 29, 22, 0x420);
  59. if (err < 0)
  60. return err;
  61. /* reset switch ports */
  62. for (i = 0; i < 5; i++) {
  63. err = mdiobus_write(phydev->bus, i,
  64. MII_BMCR, BMCR_RESET);
  65. if (err < 0)
  66. return err;
  67. }
  68. for (i = 0; i < 5; i++)
  69. err = mdiobus_read(phydev->bus, i, MII_BMCR);
  70. mdelay(2);
  71. full_reset_performed = 1;
  72. }
  73. if (phydev->addr != 4) {
  74. phydev->state = PHY_RUNNING;
  75. phydev->speed = SPEED_100;
  76. phydev->duplex = DUPLEX_FULL;
  77. phydev->link = 1;
  78. netif_carrier_on(phydev->attached_dev);
  79. }
  80. return 0;
  81. }
  82. static int ip1xx_reset(struct phy_device *phydev)
  83. {
  84. int err, bmcr;
  85. /* Software Reset PHY */
  86. bmcr = phy_read(phydev, MII_BMCR);
  87. bmcr |= BMCR_RESET;
  88. err = phy_write(phydev, MII_BMCR, bmcr);
  89. if (err < 0)
  90. return err;
  91. do {
  92. bmcr = phy_read(phydev, MII_BMCR);
  93. } while (bmcr & BMCR_RESET);
  94. return err;
  95. }
  96. static int ip1001_config_init(struct phy_device *phydev)
  97. {
  98. int c;
  99. c = ip1xx_reset(phydev);
  100. if (c < 0)
  101. return c;
  102. /* Enable Auto Power Saving mode */
  103. c = phy_read(phydev, IP1001_SPEC_CTRL_STATUS_2);
  104. c |= IP1001_APS_ON;
  105. if (c < 0)
  106. return c;
  107. if (phydev->interface == PHY_INTERFACE_MODE_RGMII) {
  108. /* Additional delay (2ns) used to adjust RX clock phase
  109. * at RGMII interface */
  110. c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
  111. c |= IP1001_PHASE_SEL_MASK;
  112. c = phy_write(phydev, IP10XX_SPEC_CTRL_STATUS, c);
  113. }
  114. return c;
  115. }
  116. static int ip101a_config_init(struct phy_device *phydev)
  117. {
  118. int c;
  119. c = ip1xx_reset(phydev);
  120. if (c < 0)
  121. return c;
  122. /* Enable Auto Power Saving mode */
  123. c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
  124. c |= IP101A_APS_ON;
  125. return c;
  126. }
  127. static int ip175c_read_status(struct phy_device *phydev)
  128. {
  129. if (phydev->addr == 4) /* WAN port */
  130. genphy_read_status(phydev);
  131. else
  132. /* Don't need to read status for switch ports */
  133. phydev->irq = PHY_IGNORE_INTERRUPT;
  134. return 0;
  135. }
  136. static int ip175c_config_aneg(struct phy_device *phydev)
  137. {
  138. if (phydev->addr == 4) /* WAN port */
  139. genphy_config_aneg(phydev);
  140. return 0;
  141. }
  142. static struct phy_driver ip175c_driver = {
  143. .phy_id = 0x02430d80,
  144. .name = "ICPlus IP175C",
  145. .phy_id_mask = 0x0ffffff0,
  146. .features = PHY_BASIC_FEATURES,
  147. .config_init = &ip175c_config_init,
  148. .config_aneg = &ip175c_config_aneg,
  149. .read_status = &ip175c_read_status,
  150. .suspend = genphy_suspend,
  151. .resume = genphy_resume,
  152. .driver = { .owner = THIS_MODULE,},
  153. };
  154. static struct phy_driver ip1001_driver = {
  155. .phy_id = 0x02430d90,
  156. .name = "ICPlus IP1001",
  157. .phy_id_mask = 0x0ffffff0,
  158. .features = PHY_GBIT_FEATURES | SUPPORTED_Pause |
  159. SUPPORTED_Asym_Pause,
  160. .config_init = &ip1001_config_init,
  161. .config_aneg = &genphy_config_aneg,
  162. .read_status = &genphy_read_status,
  163. .suspend = genphy_suspend,
  164. .resume = genphy_resume,
  165. .driver = { .owner = THIS_MODULE,},
  166. };
  167. static struct phy_driver ip101a_driver = {
  168. .phy_id = 0x02430c54,
  169. .name = "ICPlus IP101A",
  170. .phy_id_mask = 0x0ffffff0,
  171. .features = PHY_BASIC_FEATURES | SUPPORTED_Pause |
  172. SUPPORTED_Asym_Pause,
  173. .config_init = &ip101a_config_init,
  174. .config_aneg = &genphy_config_aneg,
  175. .read_status = &genphy_read_status,
  176. .suspend = genphy_suspend,
  177. .resume = genphy_resume,
  178. .driver = { .owner = THIS_MODULE,},
  179. };
  180. static int __init icplus_init(void)
  181. {
  182. int ret = 0;
  183. ret = phy_driver_register(&ip1001_driver);
  184. if (ret < 0)
  185. return -ENODEV;
  186. ret = phy_driver_register(&ip101a_driver);
  187. if (ret < 0)
  188. return -ENODEV;
  189. return phy_driver_register(&ip175c_driver);
  190. }
  191. static void __exit icplus_exit(void)
  192. {
  193. phy_driver_unregister(&ip1001_driver);
  194. phy_driver_unregister(&ip101a_driver);
  195. phy_driver_unregister(&ip175c_driver);
  196. }
  197. module_init(icplus_init);
  198. module_exit(icplus_exit);
  199. static struct mdio_device_id __maybe_unused icplus_tbl[] = {
  200. { 0x02430d80, 0x0ffffff0 },
  201. { 0x02430d90, 0x0ffffff0 },
  202. { }
  203. };
  204. MODULE_DEVICE_TABLE(mdio, icplus_tbl);