ddbridge-core.c 42 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722
  1. /*
  2. * ddbridge.c: Digital Devices PCIe bridge driver
  3. *
  4. * Copyright (C) 2010-2011 Digital Devices GmbH
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 only, as published by the Free Software Foundation.
  9. *
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
  20. * 02110-1301, USA
  21. * Or, point your browser to http://www.gnu.org/copyleft/gpl.html
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/delay.h>
  27. #include <linux/slab.h>
  28. #include <linux/poll.h>
  29. #include <linux/io.h>
  30. #include <linux/pci.h>
  31. #include <linux/pci_ids.h>
  32. #include <linux/timer.h>
  33. #include <linux/version.h>
  34. #include <linux/i2c.h>
  35. #include <linux/swab.h>
  36. #include <linux/vmalloc.h>
  37. #include "ddbridge.h"
  38. #include "ddbridge-regs.h"
  39. #include "tda18271c2dd.h"
  40. #include "stv6110x.h"
  41. #include "stv090x.h"
  42. #include "lnbh24.h"
  43. #include "drxk.h"
  44. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  45. /* MSI had problems with lost interrupts, fixed but needs testing */
  46. #undef CONFIG_PCI_MSI
  47. /******************************************************************************/
  48. static int i2c_read(struct i2c_adapter *adapter, u8 adr, u8 *val)
  49. {
  50. struct i2c_msg msgs[1] = {{.addr = adr, .flags = I2C_M_RD,
  51. .buf = val, .len = 1 } };
  52. return (i2c_transfer(adapter, msgs, 1) == 1) ? 0 : -1;
  53. }
  54. static int i2c_read_reg(struct i2c_adapter *adapter, u8 adr, u8 reg, u8 *val)
  55. {
  56. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  57. .buf = &reg, .len = 1 },
  58. {.addr = adr, .flags = I2C_M_RD,
  59. .buf = val, .len = 1 } };
  60. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  61. }
  62. static int i2c_read_reg16(struct i2c_adapter *adapter, u8 adr,
  63. u16 reg, u8 *val)
  64. {
  65. u8 msg[2] = {reg>>8, reg&0xff};
  66. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  67. .buf = msg, .len = 2},
  68. {.addr = adr, .flags = I2C_M_RD,
  69. .buf = val, .len = 1} };
  70. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  71. }
  72. static int ddb_i2c_cmd(struct ddb_i2c *i2c, u32 adr, u32 cmd)
  73. {
  74. struct ddb *dev = i2c->dev;
  75. int stat;
  76. u32 val;
  77. i2c->done = 0;
  78. ddbwritel((adr << 9) | cmd, i2c->regs + I2C_COMMAND);
  79. stat = wait_event_timeout(i2c->wq, i2c->done == 1, HZ);
  80. if (stat <= 0) {
  81. printk(KERN_ERR "I2C timeout\n");
  82. { /* MSI debugging*/
  83. u32 istat = ddbreadl(INTERRUPT_STATUS);
  84. printk(KERN_ERR "IRS %08x\n", istat);
  85. ddbwritel(istat, INTERRUPT_ACK);
  86. }
  87. return -EIO;
  88. }
  89. val = ddbreadl(i2c->regs+I2C_COMMAND);
  90. if (val & 0x70000)
  91. return -EIO;
  92. return 0;
  93. }
  94. static int ddb_i2c_master_xfer(struct i2c_adapter *adapter,
  95. struct i2c_msg msg[], int num)
  96. {
  97. struct ddb_i2c *i2c = (struct ddb_i2c *)i2c_get_adapdata(adapter);
  98. struct ddb *dev = i2c->dev;
  99. u8 addr = 0;
  100. if (num)
  101. addr = msg[0].addr;
  102. if (num == 2 && msg[1].flags & I2C_M_RD &&
  103. !(msg[0].flags & I2C_M_RD)) {
  104. memcpy_toio(dev->regs + I2C_TASKMEM_BASE + i2c->wbuf,
  105. msg[0].buf, msg[0].len);
  106. ddbwritel(msg[0].len|(msg[1].len << 16),
  107. i2c->regs+I2C_TASKLENGTH);
  108. if (!ddb_i2c_cmd(i2c, addr, 1)) {
  109. memcpy_fromio(msg[1].buf,
  110. dev->regs + I2C_TASKMEM_BASE + i2c->rbuf,
  111. msg[1].len);
  112. return num;
  113. }
  114. }
  115. if (num == 1 && !(msg[0].flags & I2C_M_RD)) {
  116. ddbcpyto(I2C_TASKMEM_BASE + i2c->wbuf, msg[0].buf, msg[0].len);
  117. ddbwritel(msg[0].len, i2c->regs + I2C_TASKLENGTH);
  118. if (!ddb_i2c_cmd(i2c, addr, 2))
  119. return num;
  120. }
  121. if (num == 1 && (msg[0].flags & I2C_M_RD)) {
  122. ddbwritel(msg[0].len << 16, i2c->regs + I2C_TASKLENGTH);
  123. if (!ddb_i2c_cmd(i2c, addr, 3)) {
  124. ddbcpyfrom(msg[0].buf,
  125. I2C_TASKMEM_BASE + i2c->rbuf, msg[0].len);
  126. return num;
  127. }
  128. }
  129. return -EIO;
  130. }
  131. static u32 ddb_i2c_functionality(struct i2c_adapter *adap)
  132. {
  133. return I2C_FUNC_SMBUS_EMUL;
  134. }
  135. struct i2c_algorithm ddb_i2c_algo = {
  136. .master_xfer = ddb_i2c_master_xfer,
  137. .functionality = ddb_i2c_functionality,
  138. };
  139. static void ddb_i2c_release(struct ddb *dev)
  140. {
  141. int i;
  142. struct ddb_i2c *i2c;
  143. struct i2c_adapter *adap;
  144. for (i = 0; i < dev->info->port_num; i++) {
  145. i2c = &dev->i2c[i];
  146. adap = &i2c->adap;
  147. i2c_del_adapter(adap);
  148. }
  149. }
  150. static int ddb_i2c_init(struct ddb *dev)
  151. {
  152. int i, j, stat = 0;
  153. struct ddb_i2c *i2c;
  154. struct i2c_adapter *adap;
  155. for (i = 0; i < dev->info->port_num; i++) {
  156. i2c = &dev->i2c[i];
  157. i2c->dev = dev;
  158. i2c->nr = i;
  159. i2c->wbuf = i * (I2C_TASKMEM_SIZE / 4);
  160. i2c->rbuf = i2c->wbuf + (I2C_TASKMEM_SIZE / 8);
  161. i2c->regs = 0x80 + i * 0x20;
  162. ddbwritel(I2C_SPEED_100, i2c->regs + I2C_TIMING);
  163. ddbwritel((i2c->rbuf << 16) | i2c->wbuf,
  164. i2c->regs + I2C_TASKADDRESS);
  165. init_waitqueue_head(&i2c->wq);
  166. adap = &i2c->adap;
  167. i2c_set_adapdata(adap, i2c);
  168. #ifdef I2C_ADAP_CLASS_TV_DIGITAL
  169. adap->class = I2C_ADAP_CLASS_TV_DIGITAL|I2C_CLASS_TV_ANALOG;
  170. #else
  171. #ifdef I2C_CLASS_TV_ANALOG
  172. adap->class = I2C_CLASS_TV_ANALOG;
  173. #endif
  174. #endif
  175. strcpy(adap->name, "ddbridge");
  176. adap->algo = &ddb_i2c_algo;
  177. adap->algo_data = (void *)i2c;
  178. adap->dev.parent = &dev->pdev->dev;
  179. stat = i2c_add_adapter(adap);
  180. if (stat)
  181. break;
  182. }
  183. if (stat)
  184. for (j = 0; j < i; j++) {
  185. i2c = &dev->i2c[j];
  186. adap = &i2c->adap;
  187. i2c_del_adapter(adap);
  188. }
  189. return stat;
  190. }
  191. /******************************************************************************/
  192. /******************************************************************************/
  193. /******************************************************************************/
  194. #if 0
  195. static void set_table(struct ddb *dev, u32 off,
  196. dma_addr_t *pbuf, u32 num)
  197. {
  198. u32 i, base;
  199. u64 mem;
  200. base = DMA_BASE_ADDRESS_TABLE + off;
  201. for (i = 0; i < num; i++) {
  202. mem = pbuf[i];
  203. ddbwritel(mem & 0xffffffff, base + i * 8);
  204. ddbwritel(mem >> 32, base + i * 8 + 4);
  205. }
  206. }
  207. #endif
  208. static void ddb_address_table(struct ddb *dev)
  209. {
  210. u32 i, j, base;
  211. u64 mem;
  212. dma_addr_t *pbuf;
  213. for (i = 0; i < dev->info->port_num * 2; i++) {
  214. base = DMA_BASE_ADDRESS_TABLE + i * 0x100;
  215. pbuf = dev->input[i].pbuf;
  216. for (j = 0; j < dev->input[i].dma_buf_num; j++) {
  217. mem = pbuf[j];
  218. ddbwritel(mem & 0xffffffff, base + j * 8);
  219. ddbwritel(mem >> 32, base + j * 8 + 4);
  220. }
  221. }
  222. for (i = 0; i < dev->info->port_num; i++) {
  223. base = DMA_BASE_ADDRESS_TABLE + 0x800 + i * 0x100;
  224. pbuf = dev->output[i].pbuf;
  225. for (j = 0; j < dev->output[i].dma_buf_num; j++) {
  226. mem = pbuf[j];
  227. ddbwritel(mem & 0xffffffff, base + j * 8);
  228. ddbwritel(mem >> 32, base + j * 8 + 4);
  229. }
  230. }
  231. }
  232. static void io_free(struct pci_dev *pdev, u8 **vbuf,
  233. dma_addr_t *pbuf, u32 size, int num)
  234. {
  235. int i;
  236. for (i = 0; i < num; i++) {
  237. if (vbuf[i]) {
  238. pci_free_consistent(pdev, size, vbuf[i], pbuf[i]);
  239. vbuf[i] = 0;
  240. }
  241. }
  242. }
  243. static int io_alloc(struct pci_dev *pdev, u8 **vbuf,
  244. dma_addr_t *pbuf, u32 size, int num)
  245. {
  246. int i;
  247. for (i = 0; i < num; i++) {
  248. vbuf[i] = pci_alloc_consistent(pdev, size, &pbuf[i]);
  249. if (!vbuf[i])
  250. return -ENOMEM;
  251. }
  252. return 0;
  253. }
  254. static int ddb_buffers_alloc(struct ddb *dev)
  255. {
  256. int i;
  257. struct ddb_port *port;
  258. for (i = 0; i < dev->info->port_num; i++) {
  259. port = &dev->port[i];
  260. switch (port->class) {
  261. case DDB_PORT_TUNER:
  262. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  263. port->input[0]->pbuf,
  264. port->input[0]->dma_buf_size,
  265. port->input[0]->dma_buf_num) < 0)
  266. return -1;
  267. if (io_alloc(dev->pdev, port->input[1]->vbuf,
  268. port->input[1]->pbuf,
  269. port->input[1]->dma_buf_size,
  270. port->input[1]->dma_buf_num) < 0)
  271. return -1;
  272. break;
  273. case DDB_PORT_CI:
  274. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  275. port->input[0]->pbuf,
  276. port->input[0]->dma_buf_size,
  277. port->input[0]->dma_buf_num) < 0)
  278. return -1;
  279. if (io_alloc(dev->pdev, port->output->vbuf,
  280. port->output->pbuf,
  281. port->output->dma_buf_size,
  282. port->output->dma_buf_num) < 0)
  283. return -1;
  284. break;
  285. default:
  286. break;
  287. }
  288. }
  289. ddb_address_table(dev);
  290. return 0;
  291. }
  292. static void ddb_buffers_free(struct ddb *dev)
  293. {
  294. int i;
  295. struct ddb_port *port;
  296. for (i = 0; i < dev->info->port_num; i++) {
  297. port = &dev->port[i];
  298. io_free(dev->pdev, port->input[0]->vbuf,
  299. port->input[0]->pbuf,
  300. port->input[0]->dma_buf_size,
  301. port->input[0]->dma_buf_num);
  302. io_free(dev->pdev, port->input[1]->vbuf,
  303. port->input[1]->pbuf,
  304. port->input[1]->dma_buf_size,
  305. port->input[1]->dma_buf_num);
  306. io_free(dev->pdev, port->output->vbuf,
  307. port->output->pbuf,
  308. port->output->dma_buf_size,
  309. port->output->dma_buf_num);
  310. }
  311. }
  312. static void ddb_input_start(struct ddb_input *input)
  313. {
  314. struct ddb *dev = input->port->dev;
  315. spin_lock_irq(&input->lock);
  316. input->cbuf = 0;
  317. input->coff = 0;
  318. /* reset */
  319. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  320. ddbwritel(2, TS_INPUT_CONTROL(input->nr));
  321. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  322. ddbwritel((1 << 16) |
  323. (input->dma_buf_num << 11) |
  324. (input->dma_buf_size >> 7),
  325. DMA_BUFFER_SIZE(input->nr));
  326. ddbwritel(0, DMA_BUFFER_ACK(input->nr));
  327. ddbwritel(1, DMA_BASE_WRITE);
  328. ddbwritel(3, DMA_BUFFER_CONTROL(input->nr));
  329. ddbwritel(9, TS_INPUT_CONTROL(input->nr));
  330. input->running = 1;
  331. spin_unlock_irq(&input->lock);
  332. }
  333. static void ddb_input_stop(struct ddb_input *input)
  334. {
  335. struct ddb *dev = input->port->dev;
  336. spin_lock_irq(&input->lock);
  337. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  338. ddbwritel(0, DMA_BUFFER_CONTROL(input->nr));
  339. input->running = 0;
  340. spin_unlock_irq(&input->lock);
  341. }
  342. static void ddb_output_start(struct ddb_output *output)
  343. {
  344. struct ddb *dev = output->port->dev;
  345. spin_lock_irq(&output->lock);
  346. output->cbuf = 0;
  347. output->coff = 0;
  348. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  349. ddbwritel(2, TS_OUTPUT_CONTROL(output->nr));
  350. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  351. ddbwritel(0x3c, TS_OUTPUT_CONTROL(output->nr));
  352. ddbwritel((1 << 16) |
  353. (output->dma_buf_num << 11) |
  354. (output->dma_buf_size >> 7),
  355. DMA_BUFFER_SIZE(output->nr + 8));
  356. ddbwritel(0, DMA_BUFFER_ACK(output->nr + 8));
  357. ddbwritel(1, DMA_BASE_READ);
  358. ddbwritel(3, DMA_BUFFER_CONTROL(output->nr + 8));
  359. /* ddbwritel(0xbd, TS_OUTPUT_CONTROL(output->nr)); */
  360. ddbwritel(0x1d, TS_OUTPUT_CONTROL(output->nr));
  361. output->running = 1;
  362. spin_unlock_irq(&output->lock);
  363. }
  364. static void ddb_output_stop(struct ddb_output *output)
  365. {
  366. struct ddb *dev = output->port->dev;
  367. spin_lock_irq(&output->lock);
  368. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  369. ddbwritel(0, DMA_BUFFER_CONTROL(output->nr + 8));
  370. output->running = 0;
  371. spin_unlock_irq(&output->lock);
  372. }
  373. static u32 ddb_output_free(struct ddb_output *output)
  374. {
  375. u32 idx, off, stat = output->stat;
  376. s32 diff;
  377. idx = (stat >> 11) & 0x1f;
  378. off = (stat & 0x7ff) << 7;
  379. if (output->cbuf != idx) {
  380. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  381. (output->dma_buf_size - output->coff <= 188))
  382. return 0;
  383. return 188;
  384. }
  385. diff = off - output->coff;
  386. if (diff <= 0 || diff > 188)
  387. return 188;
  388. return 0;
  389. }
  390. static ssize_t ddb_output_write(struct ddb_output *output,
  391. const u8 *buf, size_t count)
  392. {
  393. struct ddb *dev = output->port->dev;
  394. u32 idx, off, stat = output->stat;
  395. u32 left = count, len;
  396. idx = (stat >> 11) & 0x1f;
  397. off = (stat & 0x7ff) << 7;
  398. while (left) {
  399. len = output->dma_buf_size - output->coff;
  400. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  401. (off == 0)) {
  402. if (len <= 188)
  403. break;
  404. len -= 188;
  405. }
  406. if (output->cbuf == idx) {
  407. if (off > output->coff) {
  408. #if 1
  409. len = off - output->coff;
  410. len -= (len % 188);
  411. if (len <= 188)
  412. #endif
  413. break;
  414. len -= 188;
  415. }
  416. }
  417. if (len > left)
  418. len = left;
  419. if (copy_from_user(output->vbuf[output->cbuf] + output->coff,
  420. buf, len))
  421. return -EIO;
  422. left -= len;
  423. buf += len;
  424. output->coff += len;
  425. if (output->coff == output->dma_buf_size) {
  426. output->coff = 0;
  427. output->cbuf = ((output->cbuf + 1) % output->dma_buf_num);
  428. }
  429. ddbwritel((output->cbuf << 11) | (output->coff >> 7),
  430. DMA_BUFFER_ACK(output->nr + 8));
  431. }
  432. return count - left;
  433. }
  434. static u32 ddb_input_avail(struct ddb_input *input)
  435. {
  436. struct ddb *dev = input->port->dev;
  437. u32 idx, off, stat = input->stat;
  438. u32 ctrl = ddbreadl(DMA_BUFFER_CONTROL(input->nr));
  439. idx = (stat >> 11) & 0x1f;
  440. off = (stat & 0x7ff) << 7;
  441. if (ctrl & 4) {
  442. printk(KERN_ERR "IA %d %d %08x\n", idx, off, ctrl);
  443. ddbwritel(input->stat, DMA_BUFFER_ACK(input->nr));
  444. return 0;
  445. }
  446. if (input->cbuf != idx)
  447. return 188;
  448. return 0;
  449. }
  450. static ssize_t ddb_input_read(struct ddb_input *input, u8 *buf, size_t count)
  451. {
  452. struct ddb *dev = input->port->dev;
  453. u32 left = count;
  454. u32 idx, free, stat = input->stat;
  455. int ret;
  456. idx = (stat >> 11) & 0x1f;
  457. while (left) {
  458. if (input->cbuf == idx)
  459. return count - left;
  460. free = input->dma_buf_size - input->coff;
  461. if (free > left)
  462. free = left;
  463. ret = copy_to_user(buf, input->vbuf[input->cbuf] +
  464. input->coff, free);
  465. if (ret)
  466. return -EFAULT;
  467. input->coff += free;
  468. if (input->coff == input->dma_buf_size) {
  469. input->coff = 0;
  470. input->cbuf = (input->cbuf+1) % input->dma_buf_num;
  471. }
  472. left -= free;
  473. ddbwritel((input->cbuf << 11) | (input->coff >> 7),
  474. DMA_BUFFER_ACK(input->nr));
  475. }
  476. return count;
  477. }
  478. /******************************************************************************/
  479. /******************************************************************************/
  480. /******************************************************************************/
  481. #if 0
  482. static struct ddb_input *fe2input(struct ddb *dev, struct dvb_frontend *fe)
  483. {
  484. int i;
  485. for (i = 0; i < dev->info->port_num * 2; i++) {
  486. if (dev->input[i].fe == fe)
  487. return &dev->input[i];
  488. }
  489. return NULL;
  490. }
  491. #endif
  492. static int drxk_gate_ctrl(struct dvb_frontend *fe, int enable)
  493. {
  494. struct ddb_input *input = fe->sec_priv;
  495. struct ddb_port *port = input->port;
  496. int status;
  497. if (enable) {
  498. mutex_lock(&port->i2c_gate_lock);
  499. status = input->gate_ctrl(fe, 1);
  500. } else {
  501. status = input->gate_ctrl(fe, 0);
  502. mutex_unlock(&port->i2c_gate_lock);
  503. }
  504. return status;
  505. }
  506. static int demod_attach_drxk(struct ddb_input *input)
  507. {
  508. struct i2c_adapter *i2c = &input->port->i2c->adap;
  509. struct dvb_frontend *fe;
  510. struct drxk_config config;
  511. memset(&config, 0, sizeof(config));
  512. config.adr = 0x29 + (input->nr & 1);
  513. fe = input->fe = dvb_attach(drxk_attach, &config, i2c, &input->fe2);
  514. if (!input->fe) {
  515. printk(KERN_ERR "No DRXK found!\n");
  516. return -ENODEV;
  517. }
  518. fe->sec_priv = input;
  519. input->gate_ctrl = fe->ops.i2c_gate_ctrl;
  520. fe->ops.i2c_gate_ctrl = drxk_gate_ctrl;
  521. return 0;
  522. }
  523. static int tuner_attach_tda18271(struct ddb_input *input)
  524. {
  525. struct i2c_adapter *i2c = &input->port->i2c->adap;
  526. struct dvb_frontend *fe;
  527. if (input->fe->ops.i2c_gate_ctrl)
  528. input->fe->ops.i2c_gate_ctrl(input->fe, 1);
  529. fe = dvb_attach(tda18271c2dd_attach, input->fe, i2c, 0x60);
  530. if (!fe) {
  531. printk(KERN_ERR "No TDA18271 found!\n");
  532. return -ENODEV;
  533. }
  534. if (input->fe->ops.i2c_gate_ctrl)
  535. input->fe->ops.i2c_gate_ctrl(input->fe, 0);
  536. return 0;
  537. }
  538. /******************************************************************************/
  539. /******************************************************************************/
  540. /******************************************************************************/
  541. static struct stv090x_config stv0900 = {
  542. .device = STV0900,
  543. .demod_mode = STV090x_DUAL,
  544. .clk_mode = STV090x_CLK_EXT,
  545. .xtal = 27000000,
  546. .address = 0x69,
  547. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  548. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  549. .repeater_level = STV090x_RPTLEVEL_16,
  550. .adc1_range = STV090x_ADC_1Vpp,
  551. .adc2_range = STV090x_ADC_1Vpp,
  552. .diseqc_envelope_mode = true,
  553. };
  554. static struct stv090x_config stv0900_aa = {
  555. .device = STV0900,
  556. .demod_mode = STV090x_DUAL,
  557. .clk_mode = STV090x_CLK_EXT,
  558. .xtal = 27000000,
  559. .address = 0x68,
  560. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  561. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  562. .repeater_level = STV090x_RPTLEVEL_16,
  563. .adc1_range = STV090x_ADC_1Vpp,
  564. .adc2_range = STV090x_ADC_1Vpp,
  565. .diseqc_envelope_mode = true,
  566. };
  567. static struct stv6110x_config stv6110a = {
  568. .addr = 0x60,
  569. .refclk = 27000000,
  570. .clk_div = 1,
  571. };
  572. static struct stv6110x_config stv6110b = {
  573. .addr = 0x63,
  574. .refclk = 27000000,
  575. .clk_div = 1,
  576. };
  577. static int demod_attach_stv0900(struct ddb_input *input, int type)
  578. {
  579. struct i2c_adapter *i2c = &input->port->i2c->adap;
  580. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  581. input->fe = dvb_attach(stv090x_attach, feconf, i2c,
  582. (input->nr & 1) ? STV090x_DEMODULATOR_1
  583. : STV090x_DEMODULATOR_0);
  584. if (!input->fe) {
  585. printk(KERN_ERR "No STV0900 found!\n");
  586. return -ENODEV;
  587. }
  588. if (!dvb_attach(lnbh24_attach, input->fe, i2c, 0,
  589. 0, (input->nr & 1) ?
  590. (0x09 - type) : (0x0b - type))) {
  591. printk(KERN_ERR "No LNBH24 found!\n");
  592. return -ENODEV;
  593. }
  594. return 0;
  595. }
  596. static int tuner_attach_stv6110(struct ddb_input *input, int type)
  597. {
  598. struct i2c_adapter *i2c = &input->port->i2c->adap;
  599. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  600. struct stv6110x_config *tunerconf = (input->nr & 1) ?
  601. &stv6110b : &stv6110a;
  602. struct stv6110x_devctl *ctl;
  603. ctl = dvb_attach(stv6110x_attach, input->fe, tunerconf, i2c);
  604. if (!ctl) {
  605. printk(KERN_ERR "No STV6110X found!\n");
  606. return -ENODEV;
  607. }
  608. printk(KERN_INFO "attach tuner input %d adr %02x\n",
  609. input->nr, tunerconf->addr);
  610. feconf->tuner_init = ctl->tuner_init;
  611. feconf->tuner_sleep = ctl->tuner_sleep;
  612. feconf->tuner_set_mode = ctl->tuner_set_mode;
  613. feconf->tuner_set_frequency = ctl->tuner_set_frequency;
  614. feconf->tuner_get_frequency = ctl->tuner_get_frequency;
  615. feconf->tuner_set_bandwidth = ctl->tuner_set_bandwidth;
  616. feconf->tuner_get_bandwidth = ctl->tuner_get_bandwidth;
  617. feconf->tuner_set_bbgain = ctl->tuner_set_bbgain;
  618. feconf->tuner_get_bbgain = ctl->tuner_get_bbgain;
  619. feconf->tuner_set_refclk = ctl->tuner_set_refclk;
  620. feconf->tuner_get_status = ctl->tuner_get_status;
  621. return 0;
  622. }
  623. static int my_dvb_dmx_ts_card_init(struct dvb_demux *dvbdemux, char *id,
  624. int (*start_feed)(struct dvb_demux_feed *),
  625. int (*stop_feed)(struct dvb_demux_feed *),
  626. void *priv)
  627. {
  628. dvbdemux->priv = priv;
  629. dvbdemux->filternum = 256;
  630. dvbdemux->feednum = 256;
  631. dvbdemux->start_feed = start_feed;
  632. dvbdemux->stop_feed = stop_feed;
  633. dvbdemux->write_to_decoder = NULL;
  634. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING |
  635. DMX_SECTION_FILTERING |
  636. DMX_MEMORY_BASED_FILTERING);
  637. return dvb_dmx_init(dvbdemux);
  638. }
  639. static int my_dvb_dmxdev_ts_card_init(struct dmxdev *dmxdev,
  640. struct dvb_demux *dvbdemux,
  641. struct dmx_frontend *hw_frontend,
  642. struct dmx_frontend *mem_frontend,
  643. struct dvb_adapter *dvb_adapter)
  644. {
  645. int ret;
  646. dmxdev->filternum = 256;
  647. dmxdev->demux = &dvbdemux->dmx;
  648. dmxdev->capabilities = 0;
  649. ret = dvb_dmxdev_init(dmxdev, dvb_adapter);
  650. if (ret < 0)
  651. return ret;
  652. hw_frontend->source = DMX_FRONTEND_0;
  653. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, hw_frontend);
  654. mem_frontend->source = DMX_MEMORY_FE;
  655. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, mem_frontend);
  656. return dvbdemux->dmx.connect_frontend(&dvbdemux->dmx, hw_frontend);
  657. }
  658. static int start_feed(struct dvb_demux_feed *dvbdmxfeed)
  659. {
  660. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  661. struct ddb_input *input = dvbdmx->priv;
  662. if (!input->users)
  663. ddb_input_start(input);
  664. return ++input->users;
  665. }
  666. static int stop_feed(struct dvb_demux_feed *dvbdmxfeed)
  667. {
  668. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  669. struct ddb_input *input = dvbdmx->priv;
  670. if (--input->users)
  671. return input->users;
  672. ddb_input_stop(input);
  673. return 0;
  674. }
  675. static void dvb_input_detach(struct ddb_input *input)
  676. {
  677. struct dvb_adapter *adap = &input->adap;
  678. struct dvb_demux *dvbdemux = &input->demux;
  679. switch (input->attached) {
  680. case 5:
  681. if (input->fe2)
  682. dvb_unregister_frontend(input->fe2);
  683. if (input->fe) {
  684. dvb_unregister_frontend(input->fe);
  685. dvb_frontend_detach(input->fe);
  686. input->fe = NULL;
  687. }
  688. case 4:
  689. dvb_net_release(&input->dvbnet);
  690. case 3:
  691. dvbdemux->dmx.close(&dvbdemux->dmx);
  692. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  693. &input->hw_frontend);
  694. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  695. &input->mem_frontend);
  696. dvb_dmxdev_release(&input->dmxdev);
  697. case 2:
  698. dvb_dmx_release(&input->demux);
  699. case 1:
  700. dvb_unregister_adapter(adap);
  701. }
  702. input->attached = 0;
  703. }
  704. static int dvb_input_attach(struct ddb_input *input)
  705. {
  706. int ret;
  707. struct ddb_port *port = input->port;
  708. struct dvb_adapter *adap = &input->adap;
  709. struct dvb_demux *dvbdemux = &input->demux;
  710. ret = dvb_register_adapter(adap, "DDBridge", THIS_MODULE,
  711. &input->port->dev->pdev->dev,
  712. adapter_nr);
  713. if (ret < 0) {
  714. printk(KERN_ERR "ddbridge: Could not register adapter."
  715. "Check if you enabled enough adapters in dvb-core!\n");
  716. return ret;
  717. }
  718. input->attached = 1;
  719. ret = my_dvb_dmx_ts_card_init(dvbdemux, "SW demux",
  720. start_feed,
  721. stop_feed, input);
  722. if (ret < 0)
  723. return ret;
  724. input->attached = 2;
  725. ret = my_dvb_dmxdev_ts_card_init(&input->dmxdev, &input->demux,
  726. &input->hw_frontend,
  727. &input->mem_frontend, adap);
  728. if (ret < 0)
  729. return ret;
  730. input->attached = 3;
  731. ret = dvb_net_init(adap, &input->dvbnet, input->dmxdev.demux);
  732. if (ret < 0)
  733. return ret;
  734. input->attached = 4;
  735. input->fe = 0;
  736. switch (port->type) {
  737. case DDB_TUNER_DVBS_ST:
  738. if (demod_attach_stv0900(input, 0) < 0)
  739. return -ENODEV;
  740. if (tuner_attach_stv6110(input, 0) < 0)
  741. return -ENODEV;
  742. if (input->fe) {
  743. if (dvb_register_frontend(adap, input->fe) < 0)
  744. return -ENODEV;
  745. }
  746. break;
  747. case DDB_TUNER_DVBS_ST_AA:
  748. if (demod_attach_stv0900(input, 1) < 0)
  749. return -ENODEV;
  750. if (tuner_attach_stv6110(input, 1) < 0)
  751. return -ENODEV;
  752. if (input->fe) {
  753. if (dvb_register_frontend(adap, input->fe) < 0)
  754. return -ENODEV;
  755. }
  756. break;
  757. case DDB_TUNER_DVBCT_TR:
  758. if (demod_attach_drxk(input) < 0)
  759. return -ENODEV;
  760. if (tuner_attach_tda18271(input) < 0)
  761. return -ENODEV;
  762. if (input->fe) {
  763. if (dvb_register_frontend(adap, input->fe) < 0)
  764. return -ENODEV;
  765. }
  766. if (input->fe2) {
  767. if (dvb_register_frontend(adap, input->fe2) < 0)
  768. return -ENODEV;
  769. input->fe2->tuner_priv = input->fe->tuner_priv;
  770. memcpy(&input->fe2->ops.tuner_ops,
  771. &input->fe->ops.tuner_ops,
  772. sizeof(struct dvb_tuner_ops));
  773. }
  774. break;
  775. }
  776. input->attached = 5;
  777. return 0;
  778. }
  779. /****************************************************************************/
  780. /****************************************************************************/
  781. static ssize_t ts_write(struct file *file, const char *buf,
  782. size_t count, loff_t *ppos)
  783. {
  784. struct dvb_device *dvbdev = file->private_data;
  785. struct ddb_output *output = dvbdev->priv;
  786. size_t left = count;
  787. int stat;
  788. while (left) {
  789. if (ddb_output_free(output) < 188) {
  790. if (file->f_flags & O_NONBLOCK)
  791. break;
  792. if (wait_event_interruptible(
  793. output->wq, ddb_output_free(output) >= 188) < 0)
  794. break;
  795. }
  796. stat = ddb_output_write(output, buf, left);
  797. if (stat < 0)
  798. break;
  799. buf += stat;
  800. left -= stat;
  801. }
  802. return (left == count) ? -EAGAIN : (count - left);
  803. }
  804. static ssize_t ts_read(struct file *file, char *buf,
  805. size_t count, loff_t *ppos)
  806. {
  807. struct dvb_device *dvbdev = file->private_data;
  808. struct ddb_output *output = dvbdev->priv;
  809. struct ddb_input *input = output->port->input[0];
  810. int left, read;
  811. count -= count % 188;
  812. left = count;
  813. while (left) {
  814. if (ddb_input_avail(input) < 188) {
  815. if (file->f_flags & O_NONBLOCK)
  816. break;
  817. if (wait_event_interruptible(
  818. input->wq, ddb_input_avail(input) >= 188) < 0)
  819. break;
  820. }
  821. read = ddb_input_read(input, buf, left);
  822. if (read < 0)
  823. return read;
  824. left -= read;
  825. buf += read;
  826. }
  827. return (left == count) ? -EAGAIN : (count - left);
  828. }
  829. static unsigned int ts_poll(struct file *file, poll_table *wait)
  830. {
  831. /*
  832. struct dvb_device *dvbdev = file->private_data;
  833. struct ddb_output *output = dvbdev->priv;
  834. struct ddb_input *input = output->port->input[0];
  835. */
  836. unsigned int mask = 0;
  837. #if 0
  838. if (data_avail_to_read)
  839. mask |= POLLIN | POLLRDNORM;
  840. if (data_avail_to_write)
  841. mask |= POLLOUT | POLLWRNORM;
  842. poll_wait(file, &read_queue, wait);
  843. poll_wait(file, &write_queue, wait);
  844. #endif
  845. return mask;
  846. }
  847. static const struct file_operations ci_fops = {
  848. .owner = THIS_MODULE,
  849. .read = ts_read,
  850. .write = ts_write,
  851. .open = dvb_generic_open,
  852. .release = dvb_generic_release,
  853. .poll = ts_poll,
  854. .mmap = 0,
  855. };
  856. static struct dvb_device dvbdev_ci = {
  857. .priv = 0,
  858. .readers = -1,
  859. .writers = -1,
  860. .users = -1,
  861. .fops = &ci_fops,
  862. };
  863. /****************************************************************************/
  864. /****************************************************************************/
  865. /****************************************************************************/
  866. static void input_tasklet(unsigned long data)
  867. {
  868. struct ddb_input *input = (struct ddb_input *) data;
  869. struct ddb *dev = input->port->dev;
  870. spin_lock(&input->lock);
  871. if (!input->running) {
  872. spin_unlock(&input->lock);
  873. return;
  874. }
  875. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  876. if (input->port->class == DDB_PORT_TUNER) {
  877. if (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))
  878. printk(KERN_ERR "Overflow input %d\n", input->nr);
  879. while (input->cbuf != ((input->stat >> 11) & 0x1f)
  880. || (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))) {
  881. dvb_dmx_swfilter_packets(&input->demux,
  882. input->vbuf[input->cbuf],
  883. input->dma_buf_size / 188);
  884. input->cbuf = (input->cbuf + 1) % input->dma_buf_num;
  885. ddbwritel((input->cbuf << 11),
  886. DMA_BUFFER_ACK(input->nr));
  887. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  888. }
  889. }
  890. if (input->port->class == DDB_PORT_CI)
  891. wake_up(&input->wq);
  892. spin_unlock(&input->lock);
  893. }
  894. static void output_tasklet(unsigned long data)
  895. {
  896. struct ddb_output *output = (struct ddb_output *) data;
  897. struct ddb *dev = output->port->dev;
  898. spin_lock(&output->lock);
  899. if (!output->running) {
  900. spin_unlock(&output->lock);
  901. return;
  902. }
  903. output->stat = ddbreadl(DMA_BUFFER_CURRENT(output->nr + 8));
  904. wake_up(&output->wq);
  905. spin_unlock(&output->lock);
  906. }
  907. struct cxd2099_cfg cxd_cfg = {
  908. .bitrate = 62000,
  909. .adr = 0x40,
  910. .polarity = 1,
  911. .clock_mode = 1,
  912. };
  913. static int ddb_ci_attach(struct ddb_port *port)
  914. {
  915. int ret;
  916. ret = dvb_register_adapter(&port->output->adap,
  917. "DDBridge",
  918. THIS_MODULE,
  919. &port->dev->pdev->dev,
  920. adapter_nr);
  921. if (ret < 0)
  922. return ret;
  923. port->en = cxd2099_attach(&cxd_cfg, port, &port->i2c->adap);
  924. if (!port->en) {
  925. dvb_unregister_adapter(&port->output->adap);
  926. return -ENODEV;
  927. }
  928. ddb_input_start(port->input[0]);
  929. ddb_output_start(port->output);
  930. dvb_ca_en50221_init(&port->output->adap,
  931. port->en, 0, 1);
  932. ret = dvb_register_device(&port->output->adap, &port->output->dev,
  933. &dvbdev_ci, (void *) port->output,
  934. DVB_DEVICE_SEC);
  935. return ret;
  936. }
  937. static int ddb_port_attach(struct ddb_port *port)
  938. {
  939. int ret = 0;
  940. switch (port->class) {
  941. case DDB_PORT_TUNER:
  942. ret = dvb_input_attach(port->input[0]);
  943. if (ret < 0)
  944. break;
  945. ret = dvb_input_attach(port->input[1]);
  946. break;
  947. case DDB_PORT_CI:
  948. ret = ddb_ci_attach(port);
  949. break;
  950. default:
  951. break;
  952. }
  953. if (ret < 0)
  954. printk(KERN_ERR "port_attach on port %d failed\n", port->nr);
  955. return ret;
  956. }
  957. static int ddb_ports_attach(struct ddb *dev)
  958. {
  959. int i, ret = 0;
  960. struct ddb_port *port;
  961. for (i = 0; i < dev->info->port_num; i++) {
  962. port = &dev->port[i];
  963. ret = ddb_port_attach(port);
  964. if (ret < 0)
  965. break;
  966. }
  967. return ret;
  968. }
  969. static void ddb_ports_detach(struct ddb *dev)
  970. {
  971. int i;
  972. struct ddb_port *port;
  973. for (i = 0; i < dev->info->port_num; i++) {
  974. port = &dev->port[i];
  975. switch (port->class) {
  976. case DDB_PORT_TUNER:
  977. dvb_input_detach(port->input[0]);
  978. dvb_input_detach(port->input[1]);
  979. break;
  980. case DDB_PORT_CI:
  981. if (port->output->dev)
  982. dvb_unregister_device(port->output->dev);
  983. if (port->en) {
  984. ddb_input_stop(port->input[0]);
  985. ddb_output_stop(port->output);
  986. dvb_ca_en50221_release(port->en);
  987. kfree(port->en);
  988. port->en = 0;
  989. dvb_unregister_adapter(&port->output->adap);
  990. }
  991. break;
  992. }
  993. }
  994. }
  995. /****************************************************************************/
  996. /****************************************************************************/
  997. static int port_has_ci(struct ddb_port *port)
  998. {
  999. u8 val;
  1000. return i2c_read_reg(&port->i2c->adap, 0x40, 0, &val) ? 0 : 1;
  1001. }
  1002. static int port_has_stv0900(struct ddb_port *port)
  1003. {
  1004. u8 val;
  1005. if (i2c_read_reg16(&port->i2c->adap, 0x69, 0xf100, &val) < 0)
  1006. return 0;
  1007. return 1;
  1008. }
  1009. static int port_has_stv0900_aa(struct ddb_port *port)
  1010. {
  1011. u8 val;
  1012. if (i2c_read_reg16(&port->i2c->adap, 0x68, 0xf100, &val) < 0)
  1013. return 0;
  1014. return 1;
  1015. }
  1016. static int port_has_drxks(struct ddb_port *port)
  1017. {
  1018. u8 val;
  1019. if (i2c_read(&port->i2c->adap, 0x29, &val) < 0)
  1020. return 0;
  1021. if (i2c_read(&port->i2c->adap, 0x2a, &val) < 0)
  1022. return 0;
  1023. return 1;
  1024. }
  1025. static void ddb_port_probe(struct ddb_port *port)
  1026. {
  1027. struct ddb *dev = port->dev;
  1028. char *modname = "NO MODULE";
  1029. port->class = DDB_PORT_NONE;
  1030. if (port_has_ci(port)) {
  1031. modname = "CI";
  1032. port->class = DDB_PORT_CI;
  1033. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1034. } else if (port_has_stv0900(port)) {
  1035. modname = "DUAL DVB-S2";
  1036. port->class = DDB_PORT_TUNER;
  1037. port->type = DDB_TUNER_DVBS_ST;
  1038. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1039. } else if (port_has_stv0900_aa(port)) {
  1040. modname = "DUAL DVB-S2";
  1041. port->class = DDB_PORT_TUNER;
  1042. port->type = DDB_TUNER_DVBS_ST_AA;
  1043. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1044. } else if (port_has_drxks(port)) {
  1045. modname = "DUAL DVB-C/T";
  1046. port->class = DDB_PORT_TUNER;
  1047. port->type = DDB_TUNER_DVBCT_TR;
  1048. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1049. }
  1050. printk(KERN_INFO "Port %d (TAB %d): %s\n",
  1051. port->nr, port->nr+1, modname);
  1052. }
  1053. static void ddb_input_init(struct ddb_port *port, int nr)
  1054. {
  1055. struct ddb *dev = port->dev;
  1056. struct ddb_input *input = &dev->input[nr];
  1057. input->nr = nr;
  1058. input->port = port;
  1059. input->dma_buf_num = INPUT_DMA_BUFS;
  1060. input->dma_buf_size = INPUT_DMA_SIZE;
  1061. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1062. ddbwritel(2, TS_INPUT_CONTROL(nr));
  1063. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1064. ddbwritel(0, DMA_BUFFER_ACK(nr));
  1065. tasklet_init(&input->tasklet, input_tasklet, (unsigned long) input);
  1066. spin_lock_init(&input->lock);
  1067. init_waitqueue_head(&input->wq);
  1068. }
  1069. static void ddb_output_init(struct ddb_port *port, int nr)
  1070. {
  1071. struct ddb *dev = port->dev;
  1072. struct ddb_output *output = &dev->output[nr];
  1073. output->nr = nr;
  1074. output->port = port;
  1075. output->dma_buf_num = OUTPUT_DMA_BUFS;
  1076. output->dma_buf_size = OUTPUT_DMA_SIZE;
  1077. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1078. ddbwritel(2, TS_OUTPUT_CONTROL(nr));
  1079. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1080. tasklet_init(&output->tasklet, output_tasklet, (unsigned long) output);
  1081. init_waitqueue_head(&output->wq);
  1082. }
  1083. static void ddb_ports_init(struct ddb *dev)
  1084. {
  1085. int i;
  1086. struct ddb_port *port;
  1087. for (i = 0; i < dev->info->port_num; i++) {
  1088. port = &dev->port[i];
  1089. port->dev = dev;
  1090. port->nr = i;
  1091. port->i2c = &dev->i2c[i];
  1092. port->input[0] = &dev->input[2 * i];
  1093. port->input[1] = &dev->input[2 * i + 1];
  1094. port->output = &dev->output[i];
  1095. mutex_init(&port->i2c_gate_lock);
  1096. ddb_port_probe(port);
  1097. ddb_input_init(port, 2 * i);
  1098. ddb_input_init(port, 2 * i + 1);
  1099. ddb_output_init(port, i);
  1100. }
  1101. }
  1102. static void ddb_ports_release(struct ddb *dev)
  1103. {
  1104. int i;
  1105. struct ddb_port *port;
  1106. for (i = 0; i < dev->info->port_num; i++) {
  1107. port = &dev->port[i];
  1108. port->dev = dev;
  1109. tasklet_kill(&port->input[0]->tasklet);
  1110. tasklet_kill(&port->input[1]->tasklet);
  1111. tasklet_kill(&port->output->tasklet);
  1112. }
  1113. }
  1114. /****************************************************************************/
  1115. /****************************************************************************/
  1116. /****************************************************************************/
  1117. static void irq_handle_i2c(struct ddb *dev, int n)
  1118. {
  1119. struct ddb_i2c *i2c = &dev->i2c[n];
  1120. i2c->done = 1;
  1121. wake_up(&i2c->wq);
  1122. }
  1123. static irqreturn_t irq_handler(int irq, void *dev_id)
  1124. {
  1125. struct ddb *dev = (struct ddb *) dev_id;
  1126. u32 s = ddbreadl(INTERRUPT_STATUS);
  1127. if (!s)
  1128. return IRQ_NONE;
  1129. do {
  1130. ddbwritel(s, INTERRUPT_ACK);
  1131. if (s & 0x00000001)
  1132. irq_handle_i2c(dev, 0);
  1133. if (s & 0x00000002)
  1134. irq_handle_i2c(dev, 1);
  1135. if (s & 0x00000004)
  1136. irq_handle_i2c(dev, 2);
  1137. if (s & 0x00000008)
  1138. irq_handle_i2c(dev, 3);
  1139. if (s & 0x00000100)
  1140. tasklet_schedule(&dev->input[0].tasklet);
  1141. if (s & 0x00000200)
  1142. tasklet_schedule(&dev->input[1].tasklet);
  1143. if (s & 0x00000400)
  1144. tasklet_schedule(&dev->input[2].tasklet);
  1145. if (s & 0x00000800)
  1146. tasklet_schedule(&dev->input[3].tasklet);
  1147. if (s & 0x00001000)
  1148. tasklet_schedule(&dev->input[4].tasklet);
  1149. if (s & 0x00002000)
  1150. tasklet_schedule(&dev->input[5].tasklet);
  1151. if (s & 0x00004000)
  1152. tasklet_schedule(&dev->input[6].tasklet);
  1153. if (s & 0x00008000)
  1154. tasklet_schedule(&dev->input[7].tasklet);
  1155. if (s & 0x00010000)
  1156. tasklet_schedule(&dev->output[0].tasklet);
  1157. if (s & 0x00020000)
  1158. tasklet_schedule(&dev->output[1].tasklet);
  1159. if (s & 0x00040000)
  1160. tasklet_schedule(&dev->output[2].tasklet);
  1161. if (s & 0x00080000)
  1162. tasklet_schedule(&dev->output[3].tasklet);
  1163. /* if (s & 0x000f0000) printk(KERN_DEBUG "%08x\n", istat); */
  1164. } while ((s = ddbreadl(INTERRUPT_STATUS)));
  1165. return IRQ_HANDLED;
  1166. }
  1167. /******************************************************************************/
  1168. /******************************************************************************/
  1169. /******************************************************************************/
  1170. static int flashio(struct ddb *dev, u8 *wbuf, u32 wlen, u8 *rbuf, u32 rlen)
  1171. {
  1172. u32 data, shift;
  1173. if (wlen > 4)
  1174. ddbwritel(1, SPI_CONTROL);
  1175. while (wlen > 4) {
  1176. /* FIXME: check for big-endian */
  1177. data = swab32(*(u32 *)wbuf);
  1178. wbuf += 4;
  1179. wlen -= 4;
  1180. ddbwritel(data, SPI_DATA);
  1181. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1182. ;
  1183. }
  1184. if (rlen)
  1185. ddbwritel(0x0001 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1186. else
  1187. ddbwritel(0x0003 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1188. data = 0;
  1189. shift = ((4 - wlen) * 8);
  1190. while (wlen) {
  1191. data <<= 8;
  1192. data |= *wbuf;
  1193. wlen--;
  1194. wbuf++;
  1195. }
  1196. if (shift)
  1197. data <<= shift;
  1198. ddbwritel(data, SPI_DATA);
  1199. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1200. ;
  1201. if (!rlen) {
  1202. ddbwritel(0, SPI_CONTROL);
  1203. return 0;
  1204. }
  1205. if (rlen > 4)
  1206. ddbwritel(1, SPI_CONTROL);
  1207. while (rlen > 4) {
  1208. ddbwritel(0xffffffff, SPI_DATA);
  1209. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1210. ;
  1211. data = ddbreadl(SPI_DATA);
  1212. *(u32 *) rbuf = swab32(data);
  1213. rbuf += 4;
  1214. rlen -= 4;
  1215. }
  1216. ddbwritel(0x0003 | ((rlen << (8 + 3)) & 0x1F00), SPI_CONTROL);
  1217. ddbwritel(0xffffffff, SPI_DATA);
  1218. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1219. ;
  1220. data = ddbreadl(SPI_DATA);
  1221. ddbwritel(0, SPI_CONTROL);
  1222. if (rlen < 4)
  1223. data <<= ((4 - rlen) * 8);
  1224. while (rlen > 0) {
  1225. *rbuf = ((data >> 24) & 0xff);
  1226. data <<= 8;
  1227. rbuf++;
  1228. rlen--;
  1229. }
  1230. return 0;
  1231. }
  1232. #define DDB_MAGIC 'd'
  1233. struct ddb_flashio {
  1234. __u8 *write_buf;
  1235. __u32 write_len;
  1236. __u8 *read_buf;
  1237. __u32 read_len;
  1238. };
  1239. #define IOCTL_DDB_FLASHIO _IOWR(DDB_MAGIC, 0x00, struct ddb_flashio)
  1240. #define DDB_NAME "ddbridge"
  1241. static u32 ddb_num;
  1242. static struct ddb *ddbs[32];
  1243. static struct class *ddb_class;
  1244. static int ddb_major;
  1245. static int ddb_open(struct inode *inode, struct file *file)
  1246. {
  1247. struct ddb *dev = ddbs[iminor(inode)];
  1248. file->private_data = dev;
  1249. return 0;
  1250. }
  1251. static long ddb_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
  1252. {
  1253. struct ddb *dev = file->private_data;
  1254. void *parg = (void *)arg;
  1255. int res;
  1256. switch (cmd) {
  1257. case IOCTL_DDB_FLASHIO:
  1258. {
  1259. struct ddb_flashio fio;
  1260. u8 *rbuf, *wbuf;
  1261. if (copy_from_user(&fio, parg, sizeof(fio)))
  1262. return -EFAULT;
  1263. if (fio.write_len > 1028 || fio.read_len > 1028)
  1264. return -EINVAL;
  1265. if (fio.write_len + fio.read_len > 1028)
  1266. return -EINVAL;
  1267. wbuf = &dev->iobuf[0];
  1268. rbuf = wbuf + fio.write_len;
  1269. if (copy_from_user(wbuf, fio.write_buf, fio.write_len))
  1270. return -EFAULT;
  1271. res = flashio(dev, wbuf, fio.write_len, rbuf, fio.read_len);
  1272. if (res)
  1273. return res;
  1274. if (copy_to_user(fio.read_buf, rbuf, fio.read_len))
  1275. return -EFAULT;
  1276. break;
  1277. }
  1278. default:
  1279. return -ENOTTY;
  1280. }
  1281. return 0;
  1282. }
  1283. static const struct file_operations ddb_fops = {
  1284. .unlocked_ioctl = ddb_ioctl,
  1285. .open = ddb_open,
  1286. };
  1287. static char *ddb_devnode(struct device *device, mode_t *mode)
  1288. {
  1289. struct ddb *dev = dev_get_drvdata(device);
  1290. return kasprintf(GFP_KERNEL, "ddbridge/card%d", dev->nr);
  1291. }
  1292. static int ddb_class_create(void)
  1293. {
  1294. ddb_major = register_chrdev(0, DDB_NAME, &ddb_fops);
  1295. if (ddb_major < 0)
  1296. return ddb_major;
  1297. ddb_class = class_create(THIS_MODULE, DDB_NAME);
  1298. if (IS_ERR(ddb_class)) {
  1299. unregister_chrdev(ddb_major, DDB_NAME);
  1300. return -1;
  1301. }
  1302. ddb_class->devnode = ddb_devnode;
  1303. return 0;
  1304. }
  1305. static void ddb_class_destroy(void)
  1306. {
  1307. class_destroy(ddb_class);
  1308. unregister_chrdev(ddb_major, DDB_NAME);
  1309. }
  1310. static int ddb_device_create(struct ddb *dev)
  1311. {
  1312. dev->nr = ddb_num++;
  1313. dev->ddb_dev = device_create(ddb_class, NULL,
  1314. MKDEV(ddb_major, dev->nr),
  1315. dev, "ddbridge%d", dev->nr);
  1316. ddbs[dev->nr] = dev;
  1317. if (IS_ERR(dev->ddb_dev))
  1318. return -1;
  1319. return 0;
  1320. }
  1321. static void ddb_device_destroy(struct ddb *dev)
  1322. {
  1323. ddb_num--;
  1324. if (IS_ERR(dev->ddb_dev))
  1325. return;
  1326. device_destroy(ddb_class, MKDEV(ddb_major, 0));
  1327. }
  1328. /****************************************************************************/
  1329. /****************************************************************************/
  1330. /****************************************************************************/
  1331. static void ddb_unmap(struct ddb *dev)
  1332. {
  1333. if (dev->regs)
  1334. iounmap(dev->regs);
  1335. vfree(dev);
  1336. }
  1337. static void __devexit ddb_remove(struct pci_dev *pdev)
  1338. {
  1339. struct ddb *dev = (struct ddb *) pci_get_drvdata(pdev);
  1340. ddb_ports_detach(dev);
  1341. ddb_i2c_release(dev);
  1342. ddbwritel(0, INTERRUPT_ENABLE);
  1343. free_irq(dev->pdev->irq, dev);
  1344. #ifdef CONFIG_PCI_MSI
  1345. if (dev->msi)
  1346. pci_disable_msi(dev->pdev);
  1347. #endif
  1348. ddb_ports_release(dev);
  1349. ddb_buffers_free(dev);
  1350. ddb_device_destroy(dev);
  1351. ddb_unmap(dev);
  1352. pci_set_drvdata(pdev, 0);
  1353. pci_disable_device(pdev);
  1354. }
  1355. static int __devinit ddb_probe(struct pci_dev *pdev,
  1356. const struct pci_device_id *id)
  1357. {
  1358. struct ddb *dev;
  1359. int stat = 0;
  1360. int irq_flag = IRQF_SHARED;
  1361. if (pci_enable_device(pdev) < 0)
  1362. return -ENODEV;
  1363. dev = vmalloc(sizeof(struct ddb));
  1364. if (dev == NULL)
  1365. return -ENOMEM;
  1366. memset(dev, 0, sizeof(struct ddb));
  1367. dev->pdev = pdev;
  1368. pci_set_drvdata(pdev, dev);
  1369. dev->info = (struct ddb_info *) id->driver_data;
  1370. printk(KERN_INFO "DDBridge driver detected: %s\n", dev->info->name);
  1371. dev->regs = ioremap(pci_resource_start(dev->pdev, 0),
  1372. pci_resource_len(dev->pdev, 0));
  1373. if (!dev->regs) {
  1374. stat = -ENOMEM;
  1375. goto fail;
  1376. }
  1377. printk(KERN_INFO "HW %08x FW %08x\n", ddbreadl(0), ddbreadl(4));
  1378. #ifdef CONFIG_PCI_MSI
  1379. if (pci_msi_enabled())
  1380. stat = pci_enable_msi(dev->pdev);
  1381. if (stat) {
  1382. printk(KERN_INFO ": MSI not available.\n");
  1383. } else {
  1384. irq_flag = 0;
  1385. dev->msi = 1;
  1386. }
  1387. #endif
  1388. stat = request_irq(dev->pdev->irq, irq_handler,
  1389. irq_flag, "DDBridge", (void *) dev);
  1390. if (stat < 0)
  1391. goto fail1;
  1392. ddbwritel(0, DMA_BASE_WRITE);
  1393. ddbwritel(0, DMA_BASE_READ);
  1394. ddbwritel(0xffffffff, INTERRUPT_ACK);
  1395. ddbwritel(0xfff0f, INTERRUPT_ENABLE);
  1396. ddbwritel(0, MSI1_ENABLE);
  1397. if (ddb_i2c_init(dev) < 0)
  1398. goto fail1;
  1399. ddb_ports_init(dev);
  1400. if (ddb_buffers_alloc(dev) < 0) {
  1401. printk(KERN_INFO ": Could not allocate buffer memory\n");
  1402. goto fail2;
  1403. }
  1404. if (ddb_ports_attach(dev) < 0)
  1405. goto fail3;
  1406. ddb_device_create(dev);
  1407. return 0;
  1408. fail3:
  1409. ddb_ports_detach(dev);
  1410. printk(KERN_ERR "fail3\n");
  1411. ddb_ports_release(dev);
  1412. fail2:
  1413. printk(KERN_ERR "fail2\n");
  1414. ddb_buffers_free(dev);
  1415. fail1:
  1416. printk(KERN_ERR "fail1\n");
  1417. if (dev->msi)
  1418. pci_disable_msi(dev->pdev);
  1419. free_irq(dev->pdev->irq, dev);
  1420. fail:
  1421. printk(KERN_ERR "fail\n");
  1422. ddb_unmap(dev);
  1423. pci_set_drvdata(pdev, 0);
  1424. pci_disable_device(pdev);
  1425. return -1;
  1426. }
  1427. /******************************************************************************/
  1428. /******************************************************************************/
  1429. /******************************************************************************/
  1430. static struct ddb_info ddb_none = {
  1431. .type = DDB_NONE,
  1432. .name = "Digital Devices PCIe bridge",
  1433. };
  1434. static struct ddb_info ddb_octopus = {
  1435. .type = DDB_OCTOPUS,
  1436. .name = "Digital Devices Octopus DVB adapter",
  1437. .port_num = 4,
  1438. };
  1439. static struct ddb_info ddb_octopus_le = {
  1440. .type = DDB_OCTOPUS,
  1441. .name = "Digital Devices Octopus LE DVB adapter",
  1442. .port_num = 2,
  1443. };
  1444. static struct ddb_info ddb_v6 = {
  1445. .type = DDB_OCTOPUS,
  1446. .name = "Digital Devices Cine S2 V6 DVB adapter",
  1447. .port_num = 3,
  1448. };
  1449. #define DDVID 0xdd01 /* Digital Devices Vendor ID */
  1450. #define DDB_ID(_vend, _dev, _subvend, _subdev, _driverdata) { \
  1451. .vendor = _vend, .device = _dev, \
  1452. .subvendor = _subvend, .subdevice = _subdev, \
  1453. .driver_data = (unsigned long)&_driverdata }
  1454. static const struct pci_device_id ddb_id_tbl[] __devinitdata = {
  1455. DDB_ID(DDVID, 0x0002, DDVID, 0x0001, ddb_octopus),
  1456. DDB_ID(DDVID, 0x0003, DDVID, 0x0001, ddb_octopus),
  1457. DDB_ID(DDVID, 0x0003, DDVID, 0x0002, ddb_octopus_le),
  1458. DDB_ID(DDVID, 0x0003, DDVID, 0x0010, ddb_octopus),
  1459. DDB_ID(DDVID, 0x0003, DDVID, 0x0020, ddb_v6),
  1460. /* in case sub-ids got deleted in flash */
  1461. DDB_ID(DDVID, 0x0003, PCI_ANY_ID, PCI_ANY_ID, ddb_none),
  1462. {0}
  1463. };
  1464. MODULE_DEVICE_TABLE(pci, ddb_id_tbl);
  1465. static struct pci_driver ddb_pci_driver = {
  1466. .name = "DDBridge",
  1467. .id_table = ddb_id_tbl,
  1468. .probe = ddb_probe,
  1469. .remove = ddb_remove,
  1470. };
  1471. static __init int module_init_ddbridge(void)
  1472. {
  1473. printk(KERN_INFO "Digital Devices PCIE bridge driver, "
  1474. "Copyright (C) 2010-11 Digital Devices GmbH\n");
  1475. if (ddb_class_create())
  1476. return -1;
  1477. return pci_register_driver(&ddb_pci_driver);
  1478. }
  1479. static __exit void module_exit_ddbridge(void)
  1480. {
  1481. pci_unregister_driver(&ddb_pci_driver);
  1482. ddb_class_destroy();
  1483. }
  1484. module_init(module_init_ddbridge);
  1485. module_exit(module_exit_ddbridge);
  1486. MODULE_DESCRIPTION("Digital Devices PCIe Bridge");
  1487. MODULE_AUTHOR("Ralph Metzler");
  1488. MODULE_LICENSE("GPL");
  1489. MODULE_VERSION("0.5");