intel_drv.h 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387
  1. /*
  2. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  3. * Copyright (c) 2007-2008 Intel Corporation
  4. * Jesse Barnes <jesse.barnes@intel.com>
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a
  7. * copy of this software and associated documentation files (the "Software"),
  8. * to deal in the Software without restriction, including without limitation
  9. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  10. * and/or sell copies of the Software, and to permit persons to whom the
  11. * Software is furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice (including the next
  14. * paragraph) shall be included in all copies or substantial portions of the
  15. * Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  20. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  22. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  23. * IN THE SOFTWARE.
  24. */
  25. #ifndef __INTEL_DRV_H__
  26. #define __INTEL_DRV_H__
  27. #include <linux/i2c.h>
  28. #include "i915_drv.h"
  29. #include "drm_crtc.h"
  30. #include "drm_crtc_helper.h"
  31. #include "drm_fb_helper.h"
  32. #define _wait_for(COND, MS, W) ({ \
  33. unsigned long timeout__ = jiffies + msecs_to_jiffies(MS); \
  34. int ret__ = 0; \
  35. while (!(COND)) { \
  36. if (time_after(jiffies, timeout__)) { \
  37. ret__ = -ETIMEDOUT; \
  38. break; \
  39. } \
  40. if (W && !(in_atomic() || in_dbg_master())) msleep(W); \
  41. } \
  42. ret__; \
  43. })
  44. #define wait_for(COND, MS) _wait_for(COND, MS, 1)
  45. #define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0)
  46. #define MSLEEP(x) do { \
  47. if (in_dbg_master()) \
  48. mdelay(x); \
  49. else \
  50. msleep(x); \
  51. } while (0)
  52. #define KHz(x) (1000*x)
  53. #define MHz(x) KHz(1000*x)
  54. /*
  55. * Display related stuff
  56. */
  57. /* store information about an Ixxx DVO */
  58. /* The i830->i865 use multiple DVOs with multiple i2cs */
  59. /* the i915, i945 have a single sDVO i2c bus - which is different */
  60. #define MAX_OUTPUTS 6
  61. /* maximum connectors per crtcs in the mode set */
  62. #define INTELFB_CONN_LIMIT 4
  63. #define INTEL_I2C_BUS_DVO 1
  64. #define INTEL_I2C_BUS_SDVO 2
  65. /* these are outputs from the chip - integrated only
  66. external chips are via DVO or SDVO output */
  67. #define INTEL_OUTPUT_UNUSED 0
  68. #define INTEL_OUTPUT_ANALOG 1
  69. #define INTEL_OUTPUT_DVO 2
  70. #define INTEL_OUTPUT_SDVO 3
  71. #define INTEL_OUTPUT_LVDS 4
  72. #define INTEL_OUTPUT_TVOUT 5
  73. #define INTEL_OUTPUT_HDMI 6
  74. #define INTEL_OUTPUT_DISPLAYPORT 7
  75. #define INTEL_OUTPUT_EDP 8
  76. /* Intel Pipe Clone Bit */
  77. #define INTEL_HDMIB_CLONE_BIT 1
  78. #define INTEL_HDMIC_CLONE_BIT 2
  79. #define INTEL_HDMID_CLONE_BIT 3
  80. #define INTEL_HDMIE_CLONE_BIT 4
  81. #define INTEL_HDMIF_CLONE_BIT 5
  82. #define INTEL_SDVO_NON_TV_CLONE_BIT 6
  83. #define INTEL_SDVO_TV_CLONE_BIT 7
  84. #define INTEL_SDVO_LVDS_CLONE_BIT 8
  85. #define INTEL_ANALOG_CLONE_BIT 9
  86. #define INTEL_TV_CLONE_BIT 10
  87. #define INTEL_DP_B_CLONE_BIT 11
  88. #define INTEL_DP_C_CLONE_BIT 12
  89. #define INTEL_DP_D_CLONE_BIT 13
  90. #define INTEL_LVDS_CLONE_BIT 14
  91. #define INTEL_DVO_TMDS_CLONE_BIT 15
  92. #define INTEL_DVO_LVDS_CLONE_BIT 16
  93. #define INTEL_EDP_CLONE_BIT 17
  94. #define INTEL_DVO_CHIP_NONE 0
  95. #define INTEL_DVO_CHIP_LVDS 1
  96. #define INTEL_DVO_CHIP_TMDS 2
  97. #define INTEL_DVO_CHIP_TVOUT 4
  98. /* drm_display_mode->private_flags */
  99. #define INTEL_MODE_PIXEL_MULTIPLIER_SHIFT (0x0)
  100. #define INTEL_MODE_PIXEL_MULTIPLIER_MASK (0xf << INTEL_MODE_PIXEL_MULTIPLIER_SHIFT)
  101. static inline void
  102. intel_mode_set_pixel_multiplier(struct drm_display_mode *mode,
  103. int multiplier)
  104. {
  105. mode->clock *= multiplier;
  106. mode->private_flags |= multiplier;
  107. }
  108. static inline int
  109. intel_mode_get_pixel_multiplier(const struct drm_display_mode *mode)
  110. {
  111. return (mode->private_flags & INTEL_MODE_PIXEL_MULTIPLIER_MASK) >> INTEL_MODE_PIXEL_MULTIPLIER_SHIFT;
  112. }
  113. struct intel_framebuffer {
  114. struct drm_framebuffer base;
  115. struct drm_i915_gem_object *obj;
  116. };
  117. struct intel_fbdev {
  118. struct drm_fb_helper helper;
  119. struct intel_framebuffer ifb;
  120. struct list_head fbdev_list;
  121. struct drm_display_mode *our_mode;
  122. };
  123. struct intel_encoder {
  124. struct drm_encoder base;
  125. int type;
  126. bool needs_tv_clock;
  127. void (*hot_plug)(struct intel_encoder *);
  128. int crtc_mask;
  129. int clone_mask;
  130. };
  131. struct intel_connector {
  132. struct drm_connector base;
  133. struct intel_encoder *encoder;
  134. };
  135. struct intel_crtc {
  136. struct drm_crtc base;
  137. enum pipe pipe;
  138. enum plane plane;
  139. u8 lut_r[256], lut_g[256], lut_b[256];
  140. int dpms_mode;
  141. bool active; /* is the crtc on? independent of the dpms mode */
  142. bool busy; /* is scanout buffer being updated frequently? */
  143. struct timer_list idle_timer;
  144. bool lowfreq_avail;
  145. struct intel_overlay *overlay;
  146. struct intel_unpin_work *unpin_work;
  147. int fdi_lanes;
  148. struct drm_i915_gem_object *cursor_bo;
  149. uint32_t cursor_addr;
  150. int16_t cursor_x, cursor_y;
  151. int16_t cursor_width, cursor_height;
  152. bool cursor_visible;
  153. unsigned int bpp;
  154. bool no_pll; /* tertiary pipe for IVB */
  155. bool use_pll_a;
  156. };
  157. #define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
  158. #define to_intel_connector(x) container_of(x, struct intel_connector, base)
  159. #define to_intel_encoder(x) container_of(x, struct intel_encoder, base)
  160. #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
  161. #define DIP_HEADER_SIZE 5
  162. #define DIP_TYPE_AVI 0x82
  163. #define DIP_VERSION_AVI 0x2
  164. #define DIP_LEN_AVI 13
  165. #define DIP_TYPE_SPD 0x83
  166. #define DIP_VERSION_SPD 0x1
  167. #define DIP_LEN_SPD 25
  168. #define DIP_SPD_UNKNOWN 0
  169. #define DIP_SPD_DSTB 0x1
  170. #define DIP_SPD_DVDP 0x2
  171. #define DIP_SPD_DVHS 0x3
  172. #define DIP_SPD_HDDVR 0x4
  173. #define DIP_SPD_DVC 0x5
  174. #define DIP_SPD_DSC 0x6
  175. #define DIP_SPD_VCD 0x7
  176. #define DIP_SPD_GAME 0x8
  177. #define DIP_SPD_PC 0x9
  178. #define DIP_SPD_BD 0xa
  179. #define DIP_SPD_SCD 0xb
  180. struct dip_infoframe {
  181. uint8_t type; /* HB0 */
  182. uint8_t ver; /* HB1 */
  183. uint8_t len; /* HB2 - body len, not including checksum */
  184. uint8_t ecc; /* Header ECC */
  185. uint8_t checksum; /* PB0 */
  186. union {
  187. struct {
  188. /* PB1 - Y 6:5, A 4:4, B 3:2, S 1:0 */
  189. uint8_t Y_A_B_S;
  190. /* PB2 - C 7:6, M 5:4, R 3:0 */
  191. uint8_t C_M_R;
  192. /* PB3 - ITC 7:7, EC 6:4, Q 3:2, SC 1:0 */
  193. uint8_t ITC_EC_Q_SC;
  194. /* PB4 - VIC 6:0 */
  195. uint8_t VIC;
  196. /* PB5 - PR 3:0 */
  197. uint8_t PR;
  198. /* PB6 to PB13 */
  199. uint16_t top_bar_end;
  200. uint16_t bottom_bar_start;
  201. uint16_t left_bar_end;
  202. uint16_t right_bar_start;
  203. } avi;
  204. struct {
  205. uint8_t vn[8];
  206. uint8_t pd[16];
  207. uint8_t sdi;
  208. } spd;
  209. uint8_t payload[27];
  210. } __attribute__ ((packed)) body;
  211. } __attribute__((packed));
  212. static inline struct drm_crtc *
  213. intel_get_crtc_for_pipe(struct drm_device *dev, int pipe)
  214. {
  215. struct drm_i915_private *dev_priv = dev->dev_private;
  216. return dev_priv->pipe_to_crtc_mapping[pipe];
  217. }
  218. static inline struct drm_crtc *
  219. intel_get_crtc_for_plane(struct drm_device *dev, int plane)
  220. {
  221. struct drm_i915_private *dev_priv = dev->dev_private;
  222. return dev_priv->plane_to_crtc_mapping[plane];
  223. }
  224. struct intel_unpin_work {
  225. struct work_struct work;
  226. struct drm_device *dev;
  227. struct drm_i915_gem_object *old_fb_obj;
  228. struct drm_i915_gem_object *pending_flip_obj;
  229. struct drm_pending_vblank_event *event;
  230. int pending;
  231. bool enable_stall_check;
  232. };
  233. struct intel_fbc_work {
  234. struct delayed_work work;
  235. struct drm_crtc *crtc;
  236. struct drm_framebuffer *fb;
  237. int interval;
  238. };
  239. int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
  240. extern bool intel_ddc_probe(struct intel_encoder *intel_encoder, int ddc_bus);
  241. extern void intel_attach_force_audio_property(struct drm_connector *connector);
  242. extern void intel_attach_broadcast_rgb_property(struct drm_connector *connector);
  243. extern void intel_crt_init(struct drm_device *dev);
  244. extern void intel_hdmi_init(struct drm_device *dev, int sdvox_reg);
  245. void intel_dip_infoframe_csum(struct dip_infoframe *avi_if);
  246. extern bool intel_sdvo_init(struct drm_device *dev, int output_device);
  247. extern void intel_dvo_init(struct drm_device *dev);
  248. extern void intel_tv_init(struct drm_device *dev);
  249. extern void intel_mark_busy(struct drm_device *dev,
  250. struct drm_i915_gem_object *obj);
  251. extern bool intel_lvds_init(struct drm_device *dev);
  252. extern void intel_dp_init(struct drm_device *dev, int dp_reg);
  253. void
  254. intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode,
  255. struct drm_display_mode *adjusted_mode);
  256. extern bool intel_dpd_is_edp(struct drm_device *dev);
  257. extern void intel_edp_link_config(struct intel_encoder *, int *, int *);
  258. extern bool intel_encoder_is_pch_edp(struct drm_encoder *encoder);
  259. /* intel_panel.c */
  260. extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode,
  261. struct drm_display_mode *adjusted_mode);
  262. extern void intel_pch_panel_fitting(struct drm_device *dev,
  263. int fitting_mode,
  264. struct drm_display_mode *mode,
  265. struct drm_display_mode *adjusted_mode);
  266. extern u32 intel_panel_get_max_backlight(struct drm_device *dev);
  267. extern u32 intel_panel_get_backlight(struct drm_device *dev);
  268. extern void intel_panel_set_backlight(struct drm_device *dev, u32 level);
  269. extern int intel_panel_setup_backlight(struct drm_device *dev);
  270. extern void intel_panel_enable_backlight(struct drm_device *dev);
  271. extern void intel_panel_disable_backlight(struct drm_device *dev);
  272. extern void intel_panel_destroy_backlight(struct drm_device *dev);
  273. extern enum drm_connector_status intel_panel_detect(struct drm_device *dev);
  274. extern void intel_crtc_load_lut(struct drm_crtc *crtc);
  275. extern void intel_encoder_prepare(struct drm_encoder *encoder);
  276. extern void intel_encoder_commit(struct drm_encoder *encoder);
  277. extern void intel_encoder_destroy(struct drm_encoder *encoder);
  278. static inline struct intel_encoder *intel_attached_encoder(struct drm_connector *connector)
  279. {
  280. return to_intel_connector(connector)->encoder;
  281. }
  282. extern void intel_connector_attach_encoder(struct intel_connector *connector,
  283. struct intel_encoder *encoder);
  284. extern struct drm_encoder *intel_best_encoder(struct drm_connector *connector);
  285. extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
  286. struct drm_crtc *crtc);
  287. int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
  288. struct drm_file *file_priv);
  289. extern void intel_wait_for_vblank(struct drm_device *dev, int pipe);
  290. extern void intel_wait_for_pipe_off(struct drm_device *dev, int pipe);
  291. struct intel_load_detect_pipe {
  292. struct drm_framebuffer *release_fb;
  293. bool load_detect_temp;
  294. int dpms_mode;
  295. };
  296. extern bool intel_get_load_detect_pipe(struct intel_encoder *intel_encoder,
  297. struct drm_connector *connector,
  298. struct drm_display_mode *mode,
  299. struct intel_load_detect_pipe *old);
  300. extern void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder,
  301. struct drm_connector *connector,
  302. struct intel_load_detect_pipe *old);
  303. extern void intelfb_restore(void);
  304. extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
  305. u16 blue, int regno);
  306. extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
  307. u16 *blue, int regno);
  308. extern void intel_enable_clock_gating(struct drm_device *dev);
  309. extern void ironlake_enable_drps(struct drm_device *dev);
  310. extern void ironlake_disable_drps(struct drm_device *dev);
  311. extern void gen6_enable_rps(struct drm_i915_private *dev_priv);
  312. extern void gen6_update_ring_freq(struct drm_i915_private *dev_priv);
  313. extern void gen6_disable_rps(struct drm_device *dev);
  314. extern void intel_init_emon(struct drm_device *dev);
  315. extern int intel_pin_and_fence_fb_obj(struct drm_device *dev,
  316. struct drm_i915_gem_object *obj,
  317. struct intel_ring_buffer *pipelined);
  318. extern int intel_framebuffer_init(struct drm_device *dev,
  319. struct intel_framebuffer *ifb,
  320. struct drm_mode_fb_cmd *mode_cmd,
  321. struct drm_i915_gem_object *obj);
  322. extern int intel_fbdev_init(struct drm_device *dev);
  323. extern void intel_fbdev_fini(struct drm_device *dev);
  324. extern void intel_prepare_page_flip(struct drm_device *dev, int plane);
  325. extern void intel_finish_page_flip(struct drm_device *dev, int pipe);
  326. extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane);
  327. extern void intel_setup_overlay(struct drm_device *dev);
  328. extern void intel_cleanup_overlay(struct drm_device *dev);
  329. extern int intel_overlay_switch_off(struct intel_overlay *overlay);
  330. extern int intel_overlay_put_image(struct drm_device *dev, void *data,
  331. struct drm_file *file_priv);
  332. extern int intel_overlay_attrs(struct drm_device *dev, void *data,
  333. struct drm_file *file_priv);
  334. extern void intel_fb_output_poll_changed(struct drm_device *dev);
  335. extern void intel_fb_restore_mode(struct drm_device *dev);
  336. extern void intel_init_clock_gating(struct drm_device *dev);
  337. extern void intel_write_eld(struct drm_encoder *encoder,
  338. struct drm_display_mode *mode);
  339. extern void intel_cpt_verify_modeset(struct drm_device *dev, int pipe);
  340. #endif /* __INTEL_DRV_H__ */