nmi.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434
  1. /*
  2. * Copyright (C) 1991, 1992 Linus Torvalds
  3. * Copyright (C) 2000, 2001, 2002 Andi Kleen, SuSE Labs
  4. * Copyright (C) 2011 Don Zickus Red Hat, Inc.
  5. *
  6. * Pentium III FXSR, SSE support
  7. * Gareth Hughes <gareth@valinux.com>, May 2000
  8. */
  9. /*
  10. * Handle hardware traps and faults.
  11. */
  12. #include <linux/spinlock.h>
  13. #include <linux/kprobes.h>
  14. #include <linux/kdebug.h>
  15. #include <linux/nmi.h>
  16. #include <linux/delay.h>
  17. #include <linux/hardirq.h>
  18. #include <linux/slab.h>
  19. #include <linux/export.h>
  20. #include <linux/mca.h>
  21. #if defined(CONFIG_EDAC)
  22. #include <linux/edac.h>
  23. #endif
  24. #include <linux/atomic.h>
  25. #include <asm/traps.h>
  26. #include <asm/mach_traps.h>
  27. #include <asm/nmi.h>
  28. #define NMI_MAX_NAMELEN 16
  29. struct nmiaction {
  30. struct list_head list;
  31. nmi_handler_t handler;
  32. unsigned int flags;
  33. char *name;
  34. };
  35. struct nmi_desc {
  36. spinlock_t lock;
  37. struct list_head head;
  38. };
  39. static struct nmi_desc nmi_desc[NMI_MAX] =
  40. {
  41. {
  42. .lock = __SPIN_LOCK_UNLOCKED(&nmi_desc[0].lock),
  43. .head = LIST_HEAD_INIT(nmi_desc[0].head),
  44. },
  45. {
  46. .lock = __SPIN_LOCK_UNLOCKED(&nmi_desc[1].lock),
  47. .head = LIST_HEAD_INIT(nmi_desc[1].head),
  48. },
  49. };
  50. struct nmi_stats {
  51. unsigned int normal;
  52. unsigned int unknown;
  53. unsigned int external;
  54. unsigned int swallow;
  55. };
  56. static DEFINE_PER_CPU(struct nmi_stats, nmi_stats);
  57. static int ignore_nmis;
  58. int unknown_nmi_panic;
  59. /*
  60. * Prevent NMI reason port (0x61) being accessed simultaneously, can
  61. * only be used in NMI handler.
  62. */
  63. static DEFINE_RAW_SPINLOCK(nmi_reason_lock);
  64. static int __init setup_unknown_nmi_panic(char *str)
  65. {
  66. unknown_nmi_panic = 1;
  67. return 1;
  68. }
  69. __setup("unknown_nmi_panic", setup_unknown_nmi_panic);
  70. #define nmi_to_desc(type) (&nmi_desc[type])
  71. static int notrace __kprobes nmi_handle(unsigned int type, struct pt_regs *regs, bool b2b)
  72. {
  73. struct nmi_desc *desc = nmi_to_desc(type);
  74. struct nmiaction *a;
  75. int handled=0;
  76. rcu_read_lock();
  77. /*
  78. * NMIs are edge-triggered, which means if you have enough
  79. * of them concurrently, you can lose some because only one
  80. * can be latched at any given time. Walk the whole list
  81. * to handle those situations.
  82. */
  83. list_for_each_entry_rcu(a, &desc->head, list)
  84. handled += a->handler(type, regs);
  85. rcu_read_unlock();
  86. /* return total number of NMI events handled */
  87. return handled;
  88. }
  89. static int __setup_nmi(unsigned int type, struct nmiaction *action)
  90. {
  91. struct nmi_desc *desc = nmi_to_desc(type);
  92. unsigned long flags;
  93. spin_lock_irqsave(&desc->lock, flags);
  94. /*
  95. * most handlers of type NMI_UNKNOWN never return because
  96. * they just assume the NMI is theirs. Just a sanity check
  97. * to manage expectations
  98. */
  99. WARN_ON_ONCE(type == NMI_UNKNOWN && !list_empty(&desc->head));
  100. /*
  101. * some handlers need to be executed first otherwise a fake
  102. * event confuses some handlers (kdump uses this flag)
  103. */
  104. if (action->flags & NMI_FLAG_FIRST)
  105. list_add_rcu(&action->list, &desc->head);
  106. else
  107. list_add_tail_rcu(&action->list, &desc->head);
  108. spin_unlock_irqrestore(&desc->lock, flags);
  109. return 0;
  110. }
  111. static struct nmiaction *__free_nmi(unsigned int type, const char *name)
  112. {
  113. struct nmi_desc *desc = nmi_to_desc(type);
  114. struct nmiaction *n;
  115. unsigned long flags;
  116. spin_lock_irqsave(&desc->lock, flags);
  117. list_for_each_entry_rcu(n, &desc->head, list) {
  118. /*
  119. * the name passed in to describe the nmi handler
  120. * is used as the lookup key
  121. */
  122. if (!strcmp(n->name, name)) {
  123. WARN(in_nmi(),
  124. "Trying to free NMI (%s) from NMI context!\n", n->name);
  125. list_del_rcu(&n->list);
  126. break;
  127. }
  128. }
  129. spin_unlock_irqrestore(&desc->lock, flags);
  130. synchronize_rcu();
  131. return (n);
  132. }
  133. int register_nmi_handler(unsigned int type, nmi_handler_t handler,
  134. unsigned long nmiflags, const char *devname)
  135. {
  136. struct nmiaction *action;
  137. int retval = -ENOMEM;
  138. if (!handler)
  139. return -EINVAL;
  140. action = kzalloc(sizeof(struct nmiaction), GFP_KERNEL);
  141. if (!action)
  142. goto fail_action;
  143. action->handler = handler;
  144. action->flags = nmiflags;
  145. action->name = kstrndup(devname, NMI_MAX_NAMELEN, GFP_KERNEL);
  146. if (!action->name)
  147. goto fail_action_name;
  148. retval = __setup_nmi(type, action);
  149. if (retval)
  150. goto fail_setup_nmi;
  151. return retval;
  152. fail_setup_nmi:
  153. kfree(action->name);
  154. fail_action_name:
  155. kfree(action);
  156. fail_action:
  157. return retval;
  158. }
  159. EXPORT_SYMBOL_GPL(register_nmi_handler);
  160. void unregister_nmi_handler(unsigned int type, const char *name)
  161. {
  162. struct nmiaction *a;
  163. a = __free_nmi(type, name);
  164. if (a) {
  165. kfree(a->name);
  166. kfree(a);
  167. }
  168. }
  169. EXPORT_SYMBOL_GPL(unregister_nmi_handler);
  170. static notrace __kprobes void
  171. pci_serr_error(unsigned char reason, struct pt_regs *regs)
  172. {
  173. pr_emerg("NMI: PCI system error (SERR) for reason %02x on CPU %d.\n",
  174. reason, smp_processor_id());
  175. /*
  176. * On some machines, PCI SERR line is used to report memory
  177. * errors. EDAC makes use of it.
  178. */
  179. #if defined(CONFIG_EDAC)
  180. if (edac_handler_set()) {
  181. edac_atomic_assert_error();
  182. return;
  183. }
  184. #endif
  185. if (panic_on_unrecovered_nmi)
  186. panic("NMI: Not continuing");
  187. pr_emerg("Dazed and confused, but trying to continue\n");
  188. /* Clear and disable the PCI SERR error line. */
  189. reason = (reason & NMI_REASON_CLEAR_MASK) | NMI_REASON_CLEAR_SERR;
  190. outb(reason, NMI_REASON_PORT);
  191. }
  192. static notrace __kprobes void
  193. io_check_error(unsigned char reason, struct pt_regs *regs)
  194. {
  195. unsigned long i;
  196. pr_emerg(
  197. "NMI: IOCK error (debug interrupt?) for reason %02x on CPU %d.\n",
  198. reason, smp_processor_id());
  199. show_registers(regs);
  200. if (panic_on_io_nmi)
  201. panic("NMI IOCK error: Not continuing");
  202. /* Re-enable the IOCK line, wait for a few seconds */
  203. reason = (reason & NMI_REASON_CLEAR_MASK) | NMI_REASON_CLEAR_IOCHK;
  204. outb(reason, NMI_REASON_PORT);
  205. i = 20000;
  206. while (--i) {
  207. touch_nmi_watchdog();
  208. udelay(100);
  209. }
  210. reason &= ~NMI_REASON_CLEAR_IOCHK;
  211. outb(reason, NMI_REASON_PORT);
  212. }
  213. static notrace __kprobes void
  214. unknown_nmi_error(unsigned char reason, struct pt_regs *regs)
  215. {
  216. int handled;
  217. /*
  218. * Use 'false' as back-to-back NMIs are dealt with one level up.
  219. * Of course this makes having multiple 'unknown' handlers useless
  220. * as only the first one is ever run (unless it can actually determine
  221. * if it caused the NMI)
  222. */
  223. handled = nmi_handle(NMI_UNKNOWN, regs, false);
  224. if (handled) {
  225. __this_cpu_add(nmi_stats.unknown, handled);
  226. return;
  227. }
  228. __this_cpu_add(nmi_stats.unknown, 1);
  229. #ifdef CONFIG_MCA
  230. /*
  231. * Might actually be able to figure out what the guilty party
  232. * is:
  233. */
  234. if (MCA_bus) {
  235. mca_handle_nmi();
  236. return;
  237. }
  238. #endif
  239. pr_emerg("Uhhuh. NMI received for unknown reason %02x on CPU %d.\n",
  240. reason, smp_processor_id());
  241. pr_emerg("Do you have a strange power saving mode enabled?\n");
  242. if (unknown_nmi_panic || panic_on_unrecovered_nmi)
  243. panic("NMI: Not continuing");
  244. pr_emerg("Dazed and confused, but trying to continue\n");
  245. }
  246. static DEFINE_PER_CPU(bool, swallow_nmi);
  247. static DEFINE_PER_CPU(unsigned long, last_nmi_rip);
  248. static notrace __kprobes void default_do_nmi(struct pt_regs *regs)
  249. {
  250. unsigned char reason = 0;
  251. int handled;
  252. bool b2b = false;
  253. /*
  254. * CPU-specific NMI must be processed before non-CPU-specific
  255. * NMI, otherwise we may lose it, because the CPU-specific
  256. * NMI can not be detected/processed on other CPUs.
  257. */
  258. /*
  259. * Back-to-back NMIs are interesting because they can either
  260. * be two NMI or more than two NMIs (any thing over two is dropped
  261. * due to NMI being edge-triggered). If this is the second half
  262. * of the back-to-back NMI, assume we dropped things and process
  263. * more handlers. Otherwise reset the 'swallow' NMI behaviour
  264. */
  265. if (regs->ip == __this_cpu_read(last_nmi_rip))
  266. b2b = true;
  267. else
  268. __this_cpu_write(swallow_nmi, false);
  269. __this_cpu_write(last_nmi_rip, regs->ip);
  270. handled = nmi_handle(NMI_LOCAL, regs, b2b);
  271. __this_cpu_add(nmi_stats.normal, handled);
  272. if (handled) {
  273. /*
  274. * There are cases when a NMI handler handles multiple
  275. * events in the current NMI. One of these events may
  276. * be queued for in the next NMI. Because the event is
  277. * already handled, the next NMI will result in an unknown
  278. * NMI. Instead lets flag this for a potential NMI to
  279. * swallow.
  280. */
  281. if (handled > 1)
  282. __this_cpu_write(swallow_nmi, true);
  283. return;
  284. }
  285. /* Non-CPU-specific NMI: NMI sources can be processed on any CPU */
  286. raw_spin_lock(&nmi_reason_lock);
  287. reason = get_nmi_reason();
  288. if (reason & NMI_REASON_MASK) {
  289. if (reason & NMI_REASON_SERR)
  290. pci_serr_error(reason, regs);
  291. else if (reason & NMI_REASON_IOCHK)
  292. io_check_error(reason, regs);
  293. #ifdef CONFIG_X86_32
  294. /*
  295. * Reassert NMI in case it became active
  296. * meanwhile as it's edge-triggered:
  297. */
  298. reassert_nmi();
  299. #endif
  300. __this_cpu_add(nmi_stats.external, 1);
  301. raw_spin_unlock(&nmi_reason_lock);
  302. return;
  303. }
  304. raw_spin_unlock(&nmi_reason_lock);
  305. /*
  306. * Only one NMI can be latched at a time. To handle
  307. * this we may process multiple nmi handlers at once to
  308. * cover the case where an NMI is dropped. The downside
  309. * to this approach is we may process an NMI prematurely,
  310. * while its real NMI is sitting latched. This will cause
  311. * an unknown NMI on the next run of the NMI processing.
  312. *
  313. * We tried to flag that condition above, by setting the
  314. * swallow_nmi flag when we process more than one event.
  315. * This condition is also only present on the second half
  316. * of a back-to-back NMI, so we flag that condition too.
  317. *
  318. * If both are true, we assume we already processed this
  319. * NMI previously and we swallow it. Otherwise we reset
  320. * the logic.
  321. *
  322. * There are scenarios where we may accidentally swallow
  323. * a 'real' unknown NMI. For example, while processing
  324. * a perf NMI another perf NMI comes in along with a
  325. * 'real' unknown NMI. These two NMIs get combined into
  326. * one (as descibed above). When the next NMI gets
  327. * processed, it will be flagged by perf as handled, but
  328. * noone will know that there was a 'real' unknown NMI sent
  329. * also. As a result it gets swallowed. Or if the first
  330. * perf NMI returns two events handled then the second
  331. * NMI will get eaten by the logic below, again losing a
  332. * 'real' unknown NMI. But this is the best we can do
  333. * for now.
  334. */
  335. if (b2b && __this_cpu_read(swallow_nmi))
  336. __this_cpu_add(nmi_stats.swallow, 1);
  337. else
  338. unknown_nmi_error(reason, regs);
  339. }
  340. dotraplinkage notrace __kprobes void
  341. do_nmi(struct pt_regs *regs, long error_code)
  342. {
  343. nmi_enter();
  344. inc_irq_stat(__nmi_count);
  345. if (!ignore_nmis)
  346. default_do_nmi(regs);
  347. nmi_exit();
  348. }
  349. void stop_nmi(void)
  350. {
  351. ignore_nmis++;
  352. }
  353. void restart_nmi(void)
  354. {
  355. ignore_nmis--;
  356. }
  357. /* reset the back-to-back NMI logic */
  358. void local_touch_nmi(void)
  359. {
  360. __this_cpu_write(last_nmi_rip, 0);
  361. }