iommu.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260
  1. /*
  2. * Copyright (C) 2001 Mike Corrigan & Dave Engebretsen, IBM Corporation
  3. *
  4. * Rewrite, cleanup:
  5. *
  6. * Copyright (C) 2004 Olof Johansson <olof@lixom.net>, IBM Corporation
  7. * Copyright (C) 2006 Olof Johansson <olof@lixom.net>
  8. *
  9. * Dynamic DMA mapping support, iSeries-specific parts.
  10. *
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License as published by
  14. * the Free Software Foundation; either version 2 of the License, or
  15. * (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  25. */
  26. #include <linux/types.h>
  27. #include <linux/dma-mapping.h>
  28. #include <linux/list.h>
  29. #include <linux/pci.h>
  30. #include <linux/export.h>
  31. #include <linux/slab.h>
  32. #include <asm/iommu.h>
  33. #include <asm/vio.h>
  34. #include <asm/tce.h>
  35. #include <asm/machdep.h>
  36. #include <asm/abs_addr.h>
  37. #include <asm/prom.h>
  38. #include <asm/pci-bridge.h>
  39. #include <asm/iseries/hv_call_xm.h>
  40. #include <asm/iseries/hv_call_event.h>
  41. #include <asm/iseries/iommu.h>
  42. static int tce_build_iSeries(struct iommu_table *tbl, long index, long npages,
  43. unsigned long uaddr, enum dma_data_direction direction,
  44. struct dma_attrs *attrs)
  45. {
  46. u64 rc;
  47. u64 tce, rpn;
  48. while (npages--) {
  49. rpn = virt_to_abs(uaddr) >> TCE_SHIFT;
  50. tce = (rpn & TCE_RPN_MASK) << TCE_RPN_SHIFT;
  51. if (tbl->it_type == TCE_VB) {
  52. /* Virtual Bus */
  53. tce |= TCE_VALID|TCE_ALLIO;
  54. if (direction != DMA_TO_DEVICE)
  55. tce |= TCE_VB_WRITE;
  56. } else {
  57. /* PCI Bus */
  58. tce |= TCE_PCI_READ; /* Read allowed */
  59. if (direction != DMA_TO_DEVICE)
  60. tce |= TCE_PCI_WRITE;
  61. }
  62. rc = HvCallXm_setTce((u64)tbl->it_index, (u64)index, tce);
  63. if (rc)
  64. panic("PCI_DMA: HvCallXm_setTce failed, Rc: 0x%llx\n",
  65. rc);
  66. index++;
  67. uaddr += TCE_PAGE_SIZE;
  68. }
  69. return 0;
  70. }
  71. static void tce_free_iSeries(struct iommu_table *tbl, long index, long npages)
  72. {
  73. u64 rc;
  74. while (npages--) {
  75. rc = HvCallXm_setTce((u64)tbl->it_index, (u64)index, 0);
  76. if (rc)
  77. panic("PCI_DMA: HvCallXm_setTce failed, Rc: 0x%llx\n",
  78. rc);
  79. index++;
  80. }
  81. }
  82. /*
  83. * Structure passed to HvCallXm_getTceTableParms
  84. */
  85. struct iommu_table_cb {
  86. unsigned long itc_busno; /* Bus number for this tce table */
  87. unsigned long itc_start; /* Will be NULL for secondary */
  88. unsigned long itc_totalsize; /* Size (in pages) of whole table */
  89. unsigned long itc_offset; /* Index into real tce table of the
  90. start of our section */
  91. unsigned long itc_size; /* Size (in pages) of our section */
  92. unsigned long itc_index; /* Index of this tce table */
  93. unsigned short itc_maxtables; /* Max num of tables for partition */
  94. unsigned char itc_virtbus; /* Flag to indicate virtual bus */
  95. unsigned char itc_slotno; /* IOA Tce Slot Index */
  96. unsigned char itc_rsvd[4];
  97. };
  98. /*
  99. * Call Hv with the architected data structure to get TCE table info.
  100. * info. Put the returned data into the Linux representation of the
  101. * TCE table data.
  102. * The Hardware Tce table comes in three flavors.
  103. * 1. TCE table shared between Buses.
  104. * 2. TCE table per Bus.
  105. * 3. TCE Table per IOA.
  106. */
  107. void iommu_table_getparms_iSeries(unsigned long busno,
  108. unsigned char slotno,
  109. unsigned char virtbus,
  110. struct iommu_table* tbl)
  111. {
  112. struct iommu_table_cb *parms;
  113. parms = kzalloc(sizeof(*parms), GFP_KERNEL);
  114. if (parms == NULL)
  115. panic("PCI_DMA: TCE Table Allocation failed.");
  116. parms->itc_busno = busno;
  117. parms->itc_slotno = slotno;
  118. parms->itc_virtbus = virtbus;
  119. HvCallXm_getTceTableParms(iseries_hv_addr(parms));
  120. if (parms->itc_size == 0)
  121. panic("PCI_DMA: parms->size is zero, parms is 0x%p", parms);
  122. /* itc_size is in pages worth of table, it_size is in # of entries */
  123. tbl->it_size = (parms->itc_size * TCE_PAGE_SIZE) / TCE_ENTRY_SIZE;
  124. tbl->it_busno = parms->itc_busno;
  125. tbl->it_offset = parms->itc_offset;
  126. tbl->it_index = parms->itc_index;
  127. tbl->it_blocksize = 1;
  128. tbl->it_type = virtbus ? TCE_VB : TCE_PCI;
  129. kfree(parms);
  130. }
  131. #ifdef CONFIG_PCI
  132. /*
  133. * This function compares the known tables to find an iommu_table
  134. * that has already been built for hardware TCEs.
  135. */
  136. static struct iommu_table *iommu_table_find(struct iommu_table * tbl)
  137. {
  138. struct device_node *node;
  139. for (node = NULL; (node = of_find_all_nodes(node)); ) {
  140. struct pci_dn *pdn = PCI_DN(node);
  141. struct iommu_table *it;
  142. if (pdn == NULL)
  143. continue;
  144. it = pdn->iommu_table;
  145. if ((it != NULL) &&
  146. (it->it_type == TCE_PCI) &&
  147. (it->it_offset == tbl->it_offset) &&
  148. (it->it_index == tbl->it_index) &&
  149. (it->it_size == tbl->it_size)) {
  150. of_node_put(node);
  151. return it;
  152. }
  153. }
  154. return NULL;
  155. }
  156. static void pci_dma_dev_setup_iseries(struct pci_dev *pdev)
  157. {
  158. struct iommu_table *tbl;
  159. struct device_node *dn = pci_device_to_OF_node(pdev);
  160. struct pci_dn *pdn = PCI_DN(dn);
  161. const u32 *lsn = of_get_property(dn, "linux,logical-slot-number", NULL);
  162. BUG_ON(lsn == NULL);
  163. tbl = kzalloc(sizeof(struct iommu_table), GFP_KERNEL);
  164. iommu_table_getparms_iSeries(pdn->busno, *lsn, 0, tbl);
  165. /* Look for existing tce table */
  166. pdn->iommu_table = iommu_table_find(tbl);
  167. if (pdn->iommu_table == NULL)
  168. pdn->iommu_table = iommu_init_table(tbl, -1);
  169. else
  170. kfree(tbl);
  171. set_iommu_table_base(&pdev->dev, pdn->iommu_table);
  172. }
  173. #else
  174. #define pci_dma_dev_setup_iseries NULL
  175. #endif
  176. static struct iommu_table veth_iommu_table;
  177. static struct iommu_table vio_iommu_table;
  178. void *iseries_hv_alloc(size_t size, dma_addr_t *dma_handle, gfp_t flag)
  179. {
  180. return iommu_alloc_coherent(NULL, &vio_iommu_table, size, dma_handle,
  181. DMA_BIT_MASK(32), flag, -1);
  182. }
  183. EXPORT_SYMBOL_GPL(iseries_hv_alloc);
  184. void iseries_hv_free(size_t size, void *vaddr, dma_addr_t dma_handle)
  185. {
  186. iommu_free_coherent(&vio_iommu_table, size, vaddr, dma_handle);
  187. }
  188. EXPORT_SYMBOL_GPL(iseries_hv_free);
  189. dma_addr_t iseries_hv_map(void *vaddr, size_t size,
  190. enum dma_data_direction direction)
  191. {
  192. return iommu_map_page(NULL, &vio_iommu_table, virt_to_page(vaddr),
  193. (unsigned long)vaddr % PAGE_SIZE, size,
  194. DMA_BIT_MASK(32), direction, NULL);
  195. }
  196. void iseries_hv_unmap(dma_addr_t dma_handle, size_t size,
  197. enum dma_data_direction direction)
  198. {
  199. iommu_unmap_page(&vio_iommu_table, dma_handle, size, direction, NULL);
  200. }
  201. void __init iommu_vio_init(void)
  202. {
  203. iommu_table_getparms_iSeries(255, 0, 0xff, &veth_iommu_table);
  204. veth_iommu_table.it_size /= 2;
  205. vio_iommu_table = veth_iommu_table;
  206. vio_iommu_table.it_offset += veth_iommu_table.it_size;
  207. if (!iommu_init_table(&veth_iommu_table, -1))
  208. printk("Virtual Bus VETH TCE table failed.\n");
  209. if (!iommu_init_table(&vio_iommu_table, -1))
  210. printk("Virtual Bus VIO TCE table failed.\n");
  211. }
  212. struct iommu_table *vio_build_iommu_table_iseries(struct vio_dev *dev)
  213. {
  214. if (strcmp(dev->type, "network") == 0)
  215. return &veth_iommu_table;
  216. return &vio_iommu_table;
  217. }
  218. void iommu_init_early_iSeries(void)
  219. {
  220. ppc_md.tce_build = tce_build_iSeries;
  221. ppc_md.tce_free = tce_free_iSeries;
  222. ppc_md.pci_dma_dev_setup = pci_dma_dev_setup_iseries;
  223. set_pci_dma_ops(&dma_iommu_ops);
  224. }