recv.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include "ath9k.h"
  17. static struct ieee80211_hw * ath_get_virt_hw(struct ath_softc *sc,
  18. struct ieee80211_hdr *hdr)
  19. {
  20. struct ieee80211_hw *hw = sc->pri_wiphy->hw;
  21. int i;
  22. spin_lock_bh(&sc->wiphy_lock);
  23. for (i = 0; i < sc->num_sec_wiphy; i++) {
  24. struct ath_wiphy *aphy = sc->sec_wiphy[i];
  25. if (aphy == NULL)
  26. continue;
  27. if (compare_ether_addr(hdr->addr1, aphy->hw->wiphy->perm_addr)
  28. == 0) {
  29. hw = aphy->hw;
  30. break;
  31. }
  32. }
  33. spin_unlock_bh(&sc->wiphy_lock);
  34. return hw;
  35. }
  36. /*
  37. * Setup and link descriptors.
  38. *
  39. * 11N: we can no longer afford to self link the last descriptor.
  40. * MAC acknowledges BA status as long as it copies frames to host
  41. * buffer (or rx fifo). This can incorrectly acknowledge packets
  42. * to a sender if last desc is self-linked.
  43. */
  44. static void ath_rx_buf_link(struct ath_softc *sc, struct ath_buf *bf)
  45. {
  46. struct ath_hw *ah = sc->sc_ah;
  47. struct ath_desc *ds;
  48. struct sk_buff *skb;
  49. ATH_RXBUF_RESET(bf);
  50. ds = bf->bf_desc;
  51. ds->ds_link = 0; /* link to null */
  52. ds->ds_data = bf->bf_buf_addr;
  53. /* virtual addr of the beginning of the buffer. */
  54. skb = bf->bf_mpdu;
  55. ASSERT(skb != NULL);
  56. ds->ds_vdata = skb->data;
  57. /* setup rx descriptors. The rx.bufsize here tells the harware
  58. * how much data it can DMA to us and that we are prepared
  59. * to process */
  60. ath9k_hw_setuprxdesc(ah, ds,
  61. sc->rx.bufsize,
  62. 0);
  63. if (sc->rx.rxlink == NULL)
  64. ath9k_hw_putrxbuf(ah, bf->bf_daddr);
  65. else
  66. *sc->rx.rxlink = bf->bf_daddr;
  67. sc->rx.rxlink = &ds->ds_link;
  68. ath9k_hw_rxena(ah);
  69. }
  70. static void ath_setdefantenna(struct ath_softc *sc, u32 antenna)
  71. {
  72. /* XXX block beacon interrupts */
  73. ath9k_hw_setantenna(sc->sc_ah, antenna);
  74. sc->rx.defant = antenna;
  75. sc->rx.rxotherant = 0;
  76. }
  77. /*
  78. * Extend 15-bit time stamp from rx descriptor to
  79. * a full 64-bit TSF using the current h/w TSF.
  80. */
  81. static u64 ath_extend_tsf(struct ath_softc *sc, u32 rstamp)
  82. {
  83. u64 tsf;
  84. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  85. if ((tsf & 0x7fff) < rstamp)
  86. tsf -= 0x8000;
  87. return (tsf & ~0x7fff) | rstamp;
  88. }
  89. static struct sk_buff *ath_rxbuf_alloc(struct ath_softc *sc, u32 len, gfp_t gfp_mask)
  90. {
  91. struct sk_buff *skb;
  92. u32 off;
  93. /*
  94. * Cache-line-align. This is important (for the
  95. * 5210 at least) as not doing so causes bogus data
  96. * in rx'd frames.
  97. */
  98. /* Note: the kernel can allocate a value greater than
  99. * what we ask it to give us. We really only need 4 KB as that
  100. * is this hardware supports and in fact we need at least 3849
  101. * as that is the MAX AMSDU size this hardware supports.
  102. * Unfortunately this means we may get 8 KB here from the
  103. * kernel... and that is actually what is observed on some
  104. * systems :( */
  105. skb = __dev_alloc_skb(len + sc->cachelsz - 1, gfp_mask);
  106. if (skb != NULL) {
  107. off = ((unsigned long) skb->data) % sc->cachelsz;
  108. if (off != 0)
  109. skb_reserve(skb, sc->cachelsz - off);
  110. } else {
  111. DPRINTF(sc, ATH_DBG_FATAL,
  112. "skbuff alloc of size %u failed\n", len);
  113. return NULL;
  114. }
  115. return skb;
  116. }
  117. /*
  118. * For Decrypt or Demic errors, we only mark packet status here and always push
  119. * up the frame up to let mac80211 handle the actual error case, be it no
  120. * decryption key or real decryption error. This let us keep statistics there.
  121. */
  122. static int ath_rx_prepare(struct sk_buff *skb, struct ath_desc *ds,
  123. struct ieee80211_rx_status *rx_status, bool *decrypt_error,
  124. struct ath_softc *sc)
  125. {
  126. struct ieee80211_hdr *hdr;
  127. u8 ratecode;
  128. __le16 fc;
  129. struct ieee80211_hw *hw;
  130. struct ieee80211_sta *sta;
  131. struct ath_node *an;
  132. int last_rssi = ATH_RSSI_DUMMY_MARKER;
  133. hdr = (struct ieee80211_hdr *)skb->data;
  134. fc = hdr->frame_control;
  135. memset(rx_status, 0, sizeof(struct ieee80211_rx_status));
  136. hw = ath_get_virt_hw(sc, hdr);
  137. if (ds->ds_rxstat.rs_more) {
  138. /*
  139. * Frame spans multiple descriptors; this cannot happen yet
  140. * as we don't support jumbograms. If not in monitor mode,
  141. * discard the frame. Enable this if you want to see
  142. * error frames in Monitor mode.
  143. */
  144. if (sc->sc_ah->opmode != NL80211_IFTYPE_MONITOR)
  145. goto rx_next;
  146. } else if (ds->ds_rxstat.rs_status != 0) {
  147. if (ds->ds_rxstat.rs_status & ATH9K_RXERR_CRC)
  148. rx_status->flag |= RX_FLAG_FAILED_FCS_CRC;
  149. if (ds->ds_rxstat.rs_status & ATH9K_RXERR_PHY)
  150. goto rx_next;
  151. if (ds->ds_rxstat.rs_status & ATH9K_RXERR_DECRYPT) {
  152. *decrypt_error = true;
  153. } else if (ds->ds_rxstat.rs_status & ATH9K_RXERR_MIC) {
  154. if (ieee80211_is_ctl(fc))
  155. /*
  156. * Sometimes, we get invalid
  157. * MIC failures on valid control frames.
  158. * Remove these mic errors.
  159. */
  160. ds->ds_rxstat.rs_status &= ~ATH9K_RXERR_MIC;
  161. else
  162. rx_status->flag |= RX_FLAG_MMIC_ERROR;
  163. }
  164. /*
  165. * Reject error frames with the exception of
  166. * decryption and MIC failures. For monitor mode,
  167. * we also ignore the CRC error.
  168. */
  169. if (sc->sc_ah->opmode == NL80211_IFTYPE_MONITOR) {
  170. if (ds->ds_rxstat.rs_status &
  171. ~(ATH9K_RXERR_DECRYPT | ATH9K_RXERR_MIC |
  172. ATH9K_RXERR_CRC))
  173. goto rx_next;
  174. } else {
  175. if (ds->ds_rxstat.rs_status &
  176. ~(ATH9K_RXERR_DECRYPT | ATH9K_RXERR_MIC)) {
  177. goto rx_next;
  178. }
  179. }
  180. }
  181. ratecode = ds->ds_rxstat.rs_rate;
  182. if (ratecode & 0x80) {
  183. /* HT rate */
  184. rx_status->flag |= RX_FLAG_HT;
  185. if (ds->ds_rxstat.rs_flags & ATH9K_RX_2040)
  186. rx_status->flag |= RX_FLAG_40MHZ;
  187. if (ds->ds_rxstat.rs_flags & ATH9K_RX_GI)
  188. rx_status->flag |= RX_FLAG_SHORT_GI;
  189. rx_status->rate_idx = ratecode & 0x7f;
  190. } else {
  191. int i = 0, cur_band, n_rates;
  192. cur_band = hw->conf.channel->band;
  193. n_rates = sc->sbands[cur_band].n_bitrates;
  194. for (i = 0; i < n_rates; i++) {
  195. if (sc->sbands[cur_band].bitrates[i].hw_value ==
  196. ratecode) {
  197. rx_status->rate_idx = i;
  198. break;
  199. }
  200. if (sc->sbands[cur_band].bitrates[i].hw_value_short ==
  201. ratecode) {
  202. rx_status->rate_idx = i;
  203. rx_status->flag |= RX_FLAG_SHORTPRE;
  204. break;
  205. }
  206. }
  207. }
  208. rcu_read_lock();
  209. sta = ieee80211_find_sta(sc->hw, hdr->addr2);
  210. if (sta) {
  211. an = (struct ath_node *) sta->drv_priv;
  212. if (ds->ds_rxstat.rs_rssi != ATH9K_RSSI_BAD &&
  213. !ds->ds_rxstat.rs_moreaggr)
  214. ATH_RSSI_LPF(an->last_rssi, ds->ds_rxstat.rs_rssi);
  215. last_rssi = an->last_rssi;
  216. }
  217. rcu_read_unlock();
  218. if (likely(last_rssi != ATH_RSSI_DUMMY_MARKER))
  219. ds->ds_rxstat.rs_rssi = ATH_EP_RND(last_rssi,
  220. ATH_RSSI_EP_MULTIPLIER);
  221. if (ds->ds_rxstat.rs_rssi < 0)
  222. ds->ds_rxstat.rs_rssi = 0;
  223. else if (ds->ds_rxstat.rs_rssi > 127)
  224. ds->ds_rxstat.rs_rssi = 127;
  225. rx_status->mactime = ath_extend_tsf(sc, ds->ds_rxstat.rs_tstamp);
  226. rx_status->band = hw->conf.channel->band;
  227. rx_status->freq = hw->conf.channel->center_freq;
  228. rx_status->noise = sc->ani.noise_floor;
  229. rx_status->signal = ATH_DEFAULT_NOISE_FLOOR + ds->ds_rxstat.rs_rssi;
  230. rx_status->antenna = ds->ds_rxstat.rs_antenna;
  231. /*
  232. * Theory for reporting quality:
  233. *
  234. * At a hardware RSSI of 45 you will be able to use MCS 7 reliably.
  235. * At a hardware RSSI of 45 you will be able to use MCS 15 reliably.
  236. * At a hardware RSSI of 35 you should be able use 54 Mbps reliably.
  237. *
  238. * MCS 7 is the highets MCS index usable by a 1-stream device.
  239. * MCS 15 is the highest MCS index usable by a 2-stream device.
  240. *
  241. * All ath9k devices are either 1-stream or 2-stream.
  242. *
  243. * How many bars you see is derived from the qual reporting.
  244. *
  245. * A more elaborate scheme can be used here but it requires tables
  246. * of SNR/throughput for each possible mode used. For the MCS table
  247. * you can refer to the wireless wiki:
  248. *
  249. * http://wireless.kernel.org/en/developers/Documentation/ieee80211/802.11n
  250. *
  251. */
  252. if (conf_is_ht(&hw->conf))
  253. rx_status->qual = ds->ds_rxstat.rs_rssi * 100 / 45;
  254. else
  255. rx_status->qual = ds->ds_rxstat.rs_rssi * 100 / 35;
  256. /* rssi can be more than 45 though, anything above that
  257. * should be considered at 100% */
  258. if (rx_status->qual > 100)
  259. rx_status->qual = 100;
  260. rx_status->flag |= RX_FLAG_TSFT;
  261. return 1;
  262. rx_next:
  263. return 0;
  264. }
  265. static void ath_opmode_init(struct ath_softc *sc)
  266. {
  267. struct ath_hw *ah = sc->sc_ah;
  268. u32 rfilt, mfilt[2];
  269. /* configure rx filter */
  270. rfilt = ath_calcrxfilter(sc);
  271. ath9k_hw_setrxfilter(ah, rfilt);
  272. /* configure bssid mask */
  273. if (ah->caps.hw_caps & ATH9K_HW_CAP_BSSIDMASK)
  274. ath9k_hw_setbssidmask(sc);
  275. /* configure operational mode */
  276. ath9k_hw_setopmode(ah);
  277. /* Handle any link-level address change. */
  278. ath9k_hw_setmac(ah, sc->sc_ah->macaddr);
  279. /* calculate and install multicast filter */
  280. mfilt[0] = mfilt[1] = ~0;
  281. ath9k_hw_setmcastfilter(ah, mfilt[0], mfilt[1]);
  282. }
  283. int ath_rx_init(struct ath_softc *sc, int nbufs)
  284. {
  285. struct sk_buff *skb;
  286. struct ath_buf *bf;
  287. int error = 0;
  288. spin_lock_init(&sc->rx.rxflushlock);
  289. sc->sc_flags &= ~SC_OP_RXFLUSH;
  290. spin_lock_init(&sc->rx.rxbuflock);
  291. sc->rx.bufsize = roundup(IEEE80211_MAX_MPDU_LEN,
  292. min(sc->cachelsz, (u16)64));
  293. DPRINTF(sc, ATH_DBG_CONFIG, "cachelsz %u rxbufsize %u\n",
  294. sc->cachelsz, sc->rx.bufsize);
  295. /* Initialize rx descriptors */
  296. error = ath_descdma_setup(sc, &sc->rx.rxdma, &sc->rx.rxbuf,
  297. "rx", nbufs, 1);
  298. if (error != 0) {
  299. DPRINTF(sc, ATH_DBG_FATAL,
  300. "failed to allocate rx descriptors: %d\n", error);
  301. goto err;
  302. }
  303. list_for_each_entry(bf, &sc->rx.rxbuf, list) {
  304. skb = ath_rxbuf_alloc(sc, sc->rx.bufsize, GFP_KERNEL);
  305. if (skb == NULL) {
  306. error = -ENOMEM;
  307. goto err;
  308. }
  309. bf->bf_mpdu = skb;
  310. bf->bf_buf_addr = dma_map_single(sc->dev, skb->data,
  311. sc->rx.bufsize,
  312. DMA_FROM_DEVICE);
  313. if (unlikely(dma_mapping_error(sc->dev,
  314. bf->bf_buf_addr))) {
  315. dev_kfree_skb_any(skb);
  316. bf->bf_mpdu = NULL;
  317. DPRINTF(sc, ATH_DBG_FATAL,
  318. "dma_mapping_error() on RX init\n");
  319. error = -ENOMEM;
  320. goto err;
  321. }
  322. bf->bf_dmacontext = bf->bf_buf_addr;
  323. }
  324. sc->rx.rxlink = NULL;
  325. err:
  326. if (error)
  327. ath_rx_cleanup(sc);
  328. return error;
  329. }
  330. void ath_rx_cleanup(struct ath_softc *sc)
  331. {
  332. struct sk_buff *skb;
  333. struct ath_buf *bf;
  334. list_for_each_entry(bf, &sc->rx.rxbuf, list) {
  335. skb = bf->bf_mpdu;
  336. if (skb) {
  337. dma_unmap_single(sc->dev, bf->bf_buf_addr,
  338. sc->rx.bufsize, DMA_FROM_DEVICE);
  339. dev_kfree_skb(skb);
  340. }
  341. }
  342. if (sc->rx.rxdma.dd_desc_len != 0)
  343. ath_descdma_cleanup(sc, &sc->rx.rxdma, &sc->rx.rxbuf);
  344. }
  345. /*
  346. * Calculate the receive filter according to the
  347. * operating mode and state:
  348. *
  349. * o always accept unicast, broadcast, and multicast traffic
  350. * o maintain current state of phy error reception (the hal
  351. * may enable phy error frames for noise immunity work)
  352. * o probe request frames are accepted only when operating in
  353. * hostap, adhoc, or monitor modes
  354. * o enable promiscuous mode according to the interface state
  355. * o accept beacons:
  356. * - when operating in adhoc mode so the 802.11 layer creates
  357. * node table entries for peers,
  358. * - when operating in station mode for collecting rssi data when
  359. * the station is otherwise quiet, or
  360. * - when operating as a repeater so we see repeater-sta beacons
  361. * - when scanning
  362. */
  363. u32 ath_calcrxfilter(struct ath_softc *sc)
  364. {
  365. #define RX_FILTER_PRESERVE (ATH9K_RX_FILTER_PHYERR | ATH9K_RX_FILTER_PHYRADAR)
  366. u32 rfilt;
  367. rfilt = (ath9k_hw_getrxfilter(sc->sc_ah) & RX_FILTER_PRESERVE)
  368. | ATH9K_RX_FILTER_UCAST | ATH9K_RX_FILTER_BCAST
  369. | ATH9K_RX_FILTER_MCAST;
  370. /* If not a STA, enable processing of Probe Requests */
  371. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  372. rfilt |= ATH9K_RX_FILTER_PROBEREQ;
  373. /*
  374. * Set promiscuous mode when FIF_PROMISC_IN_BSS is enabled for station
  375. * mode interface or when in monitor mode. AP mode does not need this
  376. * since it receives all in-BSS frames anyway.
  377. */
  378. if (((sc->sc_ah->opmode != NL80211_IFTYPE_AP) &&
  379. (sc->rx.rxfilter & FIF_PROMISC_IN_BSS)) ||
  380. (sc->sc_ah->opmode == NL80211_IFTYPE_MONITOR))
  381. rfilt |= ATH9K_RX_FILTER_PROM;
  382. if (sc->rx.rxfilter & FIF_CONTROL)
  383. rfilt |= ATH9K_RX_FILTER_CONTROL;
  384. if ((sc->sc_ah->opmode == NL80211_IFTYPE_STATION) &&
  385. !(sc->rx.rxfilter & FIF_BCN_PRBRESP_PROMISC))
  386. rfilt |= ATH9K_RX_FILTER_MYBEACON;
  387. else
  388. rfilt |= ATH9K_RX_FILTER_BEACON;
  389. /* If in HOSTAP mode, want to enable reception of PSPOLL frames */
  390. if (sc->sc_ah->opmode == NL80211_IFTYPE_AP)
  391. rfilt |= ATH9K_RX_FILTER_PSPOLL;
  392. if (sc->sec_wiphy) {
  393. /* TODO: only needed if more than one BSSID is in use in
  394. * station/adhoc mode */
  395. /* TODO: for older chips, may need to add ATH9K_RX_FILTER_PROM
  396. */
  397. rfilt |= ATH9K_RX_FILTER_MCAST_BCAST_ALL;
  398. }
  399. return rfilt;
  400. #undef RX_FILTER_PRESERVE
  401. }
  402. int ath_startrecv(struct ath_softc *sc)
  403. {
  404. struct ath_hw *ah = sc->sc_ah;
  405. struct ath_buf *bf, *tbf;
  406. spin_lock_bh(&sc->rx.rxbuflock);
  407. if (list_empty(&sc->rx.rxbuf))
  408. goto start_recv;
  409. sc->rx.rxlink = NULL;
  410. list_for_each_entry_safe(bf, tbf, &sc->rx.rxbuf, list) {
  411. ath_rx_buf_link(sc, bf);
  412. }
  413. /* We could have deleted elements so the list may be empty now */
  414. if (list_empty(&sc->rx.rxbuf))
  415. goto start_recv;
  416. bf = list_first_entry(&sc->rx.rxbuf, struct ath_buf, list);
  417. ath9k_hw_putrxbuf(ah, bf->bf_daddr);
  418. ath9k_hw_rxena(ah);
  419. start_recv:
  420. spin_unlock_bh(&sc->rx.rxbuflock);
  421. ath_opmode_init(sc);
  422. ath9k_hw_startpcureceive(ah);
  423. return 0;
  424. }
  425. bool ath_stoprecv(struct ath_softc *sc)
  426. {
  427. struct ath_hw *ah = sc->sc_ah;
  428. bool stopped;
  429. ath9k_hw_stoppcurecv(ah);
  430. ath9k_hw_setrxfilter(ah, 0);
  431. stopped = ath9k_hw_stopdmarecv(ah);
  432. sc->rx.rxlink = NULL;
  433. return stopped;
  434. }
  435. void ath_flushrecv(struct ath_softc *sc)
  436. {
  437. spin_lock_bh(&sc->rx.rxflushlock);
  438. sc->sc_flags |= SC_OP_RXFLUSH;
  439. ath_rx_tasklet(sc, 1);
  440. sc->sc_flags &= ~SC_OP_RXFLUSH;
  441. spin_unlock_bh(&sc->rx.rxflushlock);
  442. }
  443. static bool ath_beacon_dtim_pending_cab(struct sk_buff *skb)
  444. {
  445. /* Check whether the Beacon frame has DTIM indicating buffered bc/mc */
  446. struct ieee80211_mgmt *mgmt;
  447. u8 *pos, *end, id, elen;
  448. struct ieee80211_tim_ie *tim;
  449. mgmt = (struct ieee80211_mgmt *)skb->data;
  450. pos = mgmt->u.beacon.variable;
  451. end = skb->data + skb->len;
  452. while (pos + 2 < end) {
  453. id = *pos++;
  454. elen = *pos++;
  455. if (pos + elen > end)
  456. break;
  457. if (id == WLAN_EID_TIM) {
  458. if (elen < sizeof(*tim))
  459. break;
  460. tim = (struct ieee80211_tim_ie *) pos;
  461. if (tim->dtim_count != 0)
  462. break;
  463. return tim->bitmap_ctrl & 0x01;
  464. }
  465. pos += elen;
  466. }
  467. return false;
  468. }
  469. static void ath_rx_ps_beacon(struct ath_softc *sc, struct sk_buff *skb)
  470. {
  471. struct ieee80211_mgmt *mgmt;
  472. if (skb->len < 24 + 8 + 2 + 2)
  473. return;
  474. mgmt = (struct ieee80211_mgmt *)skb->data;
  475. if (memcmp(sc->curbssid, mgmt->bssid, ETH_ALEN) != 0)
  476. return; /* not from our current AP */
  477. sc->sc_flags &= ~SC_OP_WAIT_FOR_BEACON;
  478. if (sc->sc_flags & SC_OP_BEACON_SYNC) {
  479. sc->sc_flags &= ~SC_OP_BEACON_SYNC;
  480. DPRINTF(sc, ATH_DBG_PS, "Reconfigure Beacon timers based on "
  481. "timestamp from the AP\n");
  482. ath_beacon_config(sc, NULL);
  483. }
  484. if (ath_beacon_dtim_pending_cab(skb)) {
  485. /*
  486. * Remain awake waiting for buffered broadcast/multicast
  487. * frames. If the last broadcast/multicast frame is not
  488. * received properly, the next beacon frame will work as
  489. * a backup trigger for returning into NETWORK SLEEP state,
  490. * so we are waiting for it as well.
  491. */
  492. DPRINTF(sc, ATH_DBG_PS, "Received DTIM beacon indicating "
  493. "buffered broadcast/multicast frame(s)\n");
  494. sc->sc_flags |= SC_OP_WAIT_FOR_CAB | SC_OP_WAIT_FOR_BEACON;
  495. return;
  496. }
  497. if (sc->sc_flags & SC_OP_WAIT_FOR_CAB) {
  498. /*
  499. * This can happen if a broadcast frame is dropped or the AP
  500. * fails to send a frame indicating that all CAB frames have
  501. * been delivered.
  502. */
  503. sc->sc_flags &= ~SC_OP_WAIT_FOR_CAB;
  504. DPRINTF(sc, ATH_DBG_PS, "PS wait for CAB frames timed out\n");
  505. }
  506. }
  507. static void ath_rx_ps(struct ath_softc *sc, struct sk_buff *skb)
  508. {
  509. struct ieee80211_hdr *hdr;
  510. hdr = (struct ieee80211_hdr *)skb->data;
  511. /* Process Beacon and CAB receive in PS state */
  512. if ((sc->sc_flags & SC_OP_WAIT_FOR_BEACON) &&
  513. ieee80211_is_beacon(hdr->frame_control))
  514. ath_rx_ps_beacon(sc, skb);
  515. else if ((sc->sc_flags & SC_OP_WAIT_FOR_CAB) &&
  516. (ieee80211_is_data(hdr->frame_control) ||
  517. ieee80211_is_action(hdr->frame_control)) &&
  518. is_multicast_ether_addr(hdr->addr1) &&
  519. !ieee80211_has_moredata(hdr->frame_control)) {
  520. /*
  521. * No more broadcast/multicast frames to be received at this
  522. * point.
  523. */
  524. sc->sc_flags &= ~SC_OP_WAIT_FOR_CAB;
  525. DPRINTF(sc, ATH_DBG_PS, "All PS CAB frames received, back to "
  526. "sleep\n");
  527. } else if ((sc->sc_flags & SC_OP_WAIT_FOR_PSPOLL_DATA) &&
  528. !is_multicast_ether_addr(hdr->addr1) &&
  529. !ieee80211_has_morefrags(hdr->frame_control)) {
  530. sc->sc_flags &= ~SC_OP_WAIT_FOR_PSPOLL_DATA;
  531. DPRINTF(sc, ATH_DBG_PS, "Going back to sleep after having "
  532. "received PS-Poll data (0x%x)\n",
  533. sc->sc_flags & (SC_OP_WAIT_FOR_BEACON |
  534. SC_OP_WAIT_FOR_CAB |
  535. SC_OP_WAIT_FOR_PSPOLL_DATA |
  536. SC_OP_WAIT_FOR_TX_ACK));
  537. }
  538. }
  539. static void ath_rx_send_to_mac80211(struct ath_softc *sc, struct sk_buff *skb,
  540. struct ieee80211_rx_status *rx_status)
  541. {
  542. struct ieee80211_hdr *hdr;
  543. hdr = (struct ieee80211_hdr *)skb->data;
  544. /* Send the frame to mac80211 */
  545. if (is_multicast_ether_addr(hdr->addr1)) {
  546. int i;
  547. /*
  548. * Deliver broadcast/multicast frames to all suitable
  549. * virtual wiphys.
  550. */
  551. /* TODO: filter based on channel configuration */
  552. for (i = 0; i < sc->num_sec_wiphy; i++) {
  553. struct ath_wiphy *aphy = sc->sec_wiphy[i];
  554. struct sk_buff *nskb;
  555. if (aphy == NULL)
  556. continue;
  557. nskb = skb_copy(skb, GFP_ATOMIC);
  558. if (nskb) {
  559. memcpy(IEEE80211_SKB_RXCB(nskb), rx_status,
  560. sizeof(*rx_status));
  561. ieee80211_rx(aphy->hw, nskb);
  562. }
  563. }
  564. memcpy(IEEE80211_SKB_RXCB(skb), rx_status, sizeof(*rx_status));
  565. ieee80211_rx(sc->hw, skb);
  566. } else {
  567. /* Deliver unicast frames based on receiver address */
  568. memcpy(IEEE80211_SKB_RXCB(skb), rx_status, sizeof(*rx_status));
  569. ieee80211_rx(ath_get_virt_hw(sc, hdr), skb);
  570. }
  571. }
  572. int ath_rx_tasklet(struct ath_softc *sc, int flush)
  573. {
  574. #define PA2DESC(_sc, _pa) \
  575. ((struct ath_desc *)((caddr_t)(_sc)->rx.rxdma.dd_desc + \
  576. ((_pa) - (_sc)->rx.rxdma.dd_desc_paddr)))
  577. struct ath_buf *bf;
  578. struct ath_desc *ds;
  579. struct sk_buff *skb = NULL, *requeue_skb;
  580. struct ieee80211_rx_status rx_status;
  581. struct ath_hw *ah = sc->sc_ah;
  582. struct ieee80211_hdr *hdr;
  583. int hdrlen, padsize, retval;
  584. bool decrypt_error = false;
  585. u8 keyix;
  586. __le16 fc;
  587. spin_lock_bh(&sc->rx.rxbuflock);
  588. do {
  589. /* If handling rx interrupt and flush is in progress => exit */
  590. if ((sc->sc_flags & SC_OP_RXFLUSH) && (flush == 0))
  591. break;
  592. if (list_empty(&sc->rx.rxbuf)) {
  593. sc->rx.rxlink = NULL;
  594. break;
  595. }
  596. bf = list_first_entry(&sc->rx.rxbuf, struct ath_buf, list);
  597. ds = bf->bf_desc;
  598. /*
  599. * Must provide the virtual address of the current
  600. * descriptor, the physical address, and the virtual
  601. * address of the next descriptor in the h/w chain.
  602. * This allows the HAL to look ahead to see if the
  603. * hardware is done with a descriptor by checking the
  604. * done bit in the following descriptor and the address
  605. * of the current descriptor the DMA engine is working
  606. * on. All this is necessary because of our use of
  607. * a self-linked list to avoid rx overruns.
  608. */
  609. retval = ath9k_hw_rxprocdesc(ah, ds,
  610. bf->bf_daddr,
  611. PA2DESC(sc, ds->ds_link),
  612. 0);
  613. if (retval == -EINPROGRESS) {
  614. struct ath_buf *tbf;
  615. struct ath_desc *tds;
  616. if (list_is_last(&bf->list, &sc->rx.rxbuf)) {
  617. sc->rx.rxlink = NULL;
  618. break;
  619. }
  620. tbf = list_entry(bf->list.next, struct ath_buf, list);
  621. /*
  622. * On some hardware the descriptor status words could
  623. * get corrupted, including the done bit. Because of
  624. * this, check if the next descriptor's done bit is
  625. * set or not.
  626. *
  627. * If the next descriptor's done bit is set, the current
  628. * descriptor has been corrupted. Force s/w to discard
  629. * this descriptor and continue...
  630. */
  631. tds = tbf->bf_desc;
  632. retval = ath9k_hw_rxprocdesc(ah, tds, tbf->bf_daddr,
  633. PA2DESC(sc, tds->ds_link), 0);
  634. if (retval == -EINPROGRESS) {
  635. break;
  636. }
  637. }
  638. skb = bf->bf_mpdu;
  639. if (!skb)
  640. continue;
  641. /*
  642. * Synchronize the DMA transfer with CPU before
  643. * 1. accessing the frame
  644. * 2. requeueing the same buffer to h/w
  645. */
  646. dma_sync_single_for_cpu(sc->dev, bf->bf_buf_addr,
  647. sc->rx.bufsize,
  648. DMA_FROM_DEVICE);
  649. /*
  650. * If we're asked to flush receive queue, directly
  651. * chain it back at the queue without processing it.
  652. */
  653. if (flush)
  654. goto requeue;
  655. if (!ds->ds_rxstat.rs_datalen)
  656. goto requeue;
  657. /* The status portion of the descriptor could get corrupted. */
  658. if (sc->rx.bufsize < ds->ds_rxstat.rs_datalen)
  659. goto requeue;
  660. if (!ath_rx_prepare(skb, ds, &rx_status, &decrypt_error, sc))
  661. goto requeue;
  662. /* Ensure we always have an skb to requeue once we are done
  663. * processing the current buffer's skb */
  664. requeue_skb = ath_rxbuf_alloc(sc, sc->rx.bufsize, GFP_ATOMIC);
  665. /* If there is no memory we ignore the current RX'd frame,
  666. * tell hardware it can give us a new frame using the old
  667. * skb and put it at the tail of the sc->rx.rxbuf list for
  668. * processing. */
  669. if (!requeue_skb)
  670. goto requeue;
  671. /* Unmap the frame */
  672. dma_unmap_single(sc->dev, bf->bf_buf_addr,
  673. sc->rx.bufsize,
  674. DMA_FROM_DEVICE);
  675. skb_put(skb, ds->ds_rxstat.rs_datalen);
  676. skb->protocol = cpu_to_be16(ETH_P_CONTROL);
  677. /* see if any padding is done by the hw and remove it */
  678. hdr = (struct ieee80211_hdr *)skb->data;
  679. hdrlen = ieee80211_get_hdrlen_from_skb(skb);
  680. fc = hdr->frame_control;
  681. /* The MAC header is padded to have 32-bit boundary if the
  682. * packet payload is non-zero. The general calculation for
  683. * padsize would take into account odd header lengths:
  684. * padsize = (4 - hdrlen % 4) % 4; However, since only
  685. * even-length headers are used, padding can only be 0 or 2
  686. * bytes and we can optimize this a bit. In addition, we must
  687. * not try to remove padding from short control frames that do
  688. * not have payload. */
  689. padsize = hdrlen & 3;
  690. if (padsize && hdrlen >= 24) {
  691. memmove(skb->data + padsize, skb->data, hdrlen);
  692. skb_pull(skb, padsize);
  693. }
  694. keyix = ds->ds_rxstat.rs_keyix;
  695. if (!(keyix == ATH9K_RXKEYIX_INVALID) && !decrypt_error) {
  696. rx_status.flag |= RX_FLAG_DECRYPTED;
  697. } else if (ieee80211_has_protected(fc)
  698. && !decrypt_error && skb->len >= hdrlen + 4) {
  699. keyix = skb->data[hdrlen + 3] >> 6;
  700. if (test_bit(keyix, sc->keymap))
  701. rx_status.flag |= RX_FLAG_DECRYPTED;
  702. }
  703. if (ah->sw_mgmt_crypto &&
  704. (rx_status.flag & RX_FLAG_DECRYPTED) &&
  705. ieee80211_is_mgmt(fc)) {
  706. /* Use software decrypt for management frames. */
  707. rx_status.flag &= ~RX_FLAG_DECRYPTED;
  708. }
  709. /* We will now give hardware our shiny new allocated skb */
  710. bf->bf_mpdu = requeue_skb;
  711. bf->bf_buf_addr = dma_map_single(sc->dev, requeue_skb->data,
  712. sc->rx.bufsize,
  713. DMA_FROM_DEVICE);
  714. if (unlikely(dma_mapping_error(sc->dev,
  715. bf->bf_buf_addr))) {
  716. dev_kfree_skb_any(requeue_skb);
  717. bf->bf_mpdu = NULL;
  718. DPRINTF(sc, ATH_DBG_FATAL,
  719. "dma_mapping_error() on RX\n");
  720. ath_rx_send_to_mac80211(sc, skb, &rx_status);
  721. break;
  722. }
  723. bf->bf_dmacontext = bf->bf_buf_addr;
  724. /*
  725. * change the default rx antenna if rx diversity chooses the
  726. * other antenna 3 times in a row.
  727. */
  728. if (sc->rx.defant != ds->ds_rxstat.rs_antenna) {
  729. if (++sc->rx.rxotherant >= 3)
  730. ath_setdefantenna(sc, ds->ds_rxstat.rs_antenna);
  731. } else {
  732. sc->rx.rxotherant = 0;
  733. }
  734. if (unlikely(sc->sc_flags & (SC_OP_WAIT_FOR_BEACON |
  735. SC_OP_WAIT_FOR_CAB |
  736. SC_OP_WAIT_FOR_PSPOLL_DATA)))
  737. ath_rx_ps(sc, skb);
  738. ath_rx_send_to_mac80211(sc, skb, &rx_status);
  739. requeue:
  740. list_move_tail(&bf->list, &sc->rx.rxbuf);
  741. ath_rx_buf_link(sc, bf);
  742. } while (1);
  743. spin_unlock_bh(&sc->rx.rxbuflock);
  744. return 0;
  745. #undef PA2DESC
  746. }