debug.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef DEBUG_H
  17. #define DEBUG_H
  18. enum ATH_DEBUG {
  19. ATH_DBG_RESET = 0x00000001,
  20. ATH_DBG_QUEUE = 0x00000002,
  21. ATH_DBG_EEPROM = 0x00000004,
  22. ATH_DBG_CALIBRATE = 0x00000008,
  23. ATH_DBG_INTERRUPT = 0x00000010,
  24. ATH_DBG_REGULATORY = 0x00000020,
  25. ATH_DBG_ANI = 0x00000040,
  26. ATH_DBG_XMIT = 0x00000080,
  27. ATH_DBG_BEACON = 0x00000100,
  28. ATH_DBG_CONFIG = 0x00000200,
  29. ATH_DBG_FATAL = 0x00000400,
  30. ATH_DBG_PS = 0x00000800,
  31. ATH_DBG_HWTIMER = 0x00001000,
  32. ATH_DBG_BTCOEX = 0x00002000,
  33. ATH_DBG_ANY = 0xffffffff
  34. };
  35. #define DBG_DEFAULT (ATH_DBG_FATAL)
  36. struct ath_txq;
  37. struct ath_buf;
  38. #ifdef CONFIG_ATH9K_DEBUG
  39. #define TX_STAT_INC(q, c) sc->debug.stats.txstats[q].c++
  40. #else
  41. #define TX_STAT_INC(q, c) do { } while (0)
  42. #endif
  43. #ifdef CONFIG_ATH9K_DEBUG
  44. /**
  45. * struct ath_interrupt_stats - Contains statistics about interrupts
  46. * @total: Total no. of interrupts generated so far
  47. * @rxok: RX with no errors
  48. * @rxeol: RX with no more RXDESC available
  49. * @rxorn: RX FIFO overrun
  50. * @txok: TX completed at the requested rate
  51. * @txurn: TX FIFO underrun
  52. * @mib: MIB regs reaching its threshold
  53. * @rxphyerr: RX with phy errors
  54. * @rx_keycache_miss: RX with key cache misses
  55. * @swba: Software Beacon Alert
  56. * @bmiss: Beacon Miss
  57. * @bnr: Beacon Not Ready
  58. * @cst: Carrier Sense TImeout
  59. * @gtt: Global TX Timeout
  60. * @tim: RX beacon TIM occurrence
  61. * @cabend: RX End of CAB traffic
  62. * @dtimsync: DTIM sync lossage
  63. * @dtim: RX Beacon with DTIM
  64. */
  65. struct ath_interrupt_stats {
  66. u32 total;
  67. u32 rxok;
  68. u32 rxeol;
  69. u32 rxorn;
  70. u32 txok;
  71. u32 txeol;
  72. u32 txurn;
  73. u32 mib;
  74. u32 rxphyerr;
  75. u32 rx_keycache_miss;
  76. u32 swba;
  77. u32 bmiss;
  78. u32 bnr;
  79. u32 cst;
  80. u32 gtt;
  81. u32 tim;
  82. u32 cabend;
  83. u32 dtimsync;
  84. u32 dtim;
  85. };
  86. struct ath_rc_stats {
  87. u32 success;
  88. u32 retries;
  89. u32 xretries;
  90. u8 per;
  91. };
  92. /**
  93. * struct ath_tx_stats - Statistics about TX
  94. * @queued: Total MPDUs (non-aggr) queued
  95. * @completed: Total MPDUs (non-aggr) completed
  96. * @a_aggr: Total no. of aggregates queued
  97. * @a_queued: Total AMPDUs queued
  98. * @a_completed: Total AMPDUs completed
  99. * @a_retries: No. of AMPDUs retried (SW)
  100. * @a_xretries: No. of AMPDUs dropped due to xretries
  101. * @fifo_underrun: FIFO underrun occurrences
  102. Valid only for:
  103. - non-aggregate condition.
  104. - first packet of aggregate.
  105. * @xtxop: No. of frames filtered because of TXOP limit
  106. * @timer_exp: Transmit timer expiry
  107. * @desc_cfg_err: Descriptor configuration errors
  108. * @data_urn: TX data underrun errors
  109. * @delim_urn: TX delimiter underrun errors
  110. */
  111. struct ath_tx_stats {
  112. u32 queued;
  113. u32 completed;
  114. u32 a_aggr;
  115. u32 a_queued;
  116. u32 a_completed;
  117. u32 a_retries;
  118. u32 a_xretries;
  119. u32 fifo_underrun;
  120. u32 xtxop;
  121. u32 timer_exp;
  122. u32 desc_cfg_err;
  123. u32 data_underrun;
  124. u32 delim_underrun;
  125. };
  126. struct ath_stats {
  127. struct ath_interrupt_stats istats;
  128. struct ath_rc_stats rcstats[RATE_TABLE_SIZE];
  129. struct ath_tx_stats txstats[ATH9K_NUM_TX_QUEUES];
  130. };
  131. struct ath9k_debug {
  132. int debug_mask;
  133. struct dentry *debugfs_phy;
  134. struct dentry *debugfs_debug;
  135. struct dentry *debugfs_dma;
  136. struct dentry *debugfs_interrupt;
  137. struct dentry *debugfs_rcstat;
  138. struct dentry *debugfs_wiphy;
  139. struct dentry *debugfs_xmit;
  140. struct ath_stats stats;
  141. };
  142. void DPRINTF(struct ath_softc *sc, int dbg_mask, const char *fmt, ...);
  143. int ath9k_init_debug(struct ath_softc *sc);
  144. void ath9k_exit_debug(struct ath_softc *sc);
  145. int ath9k_debug_create_root(void);
  146. void ath9k_debug_remove_root(void);
  147. void ath_debug_stat_interrupt(struct ath_softc *sc, enum ath9k_int status);
  148. void ath_debug_stat_rc(struct ath_softc *sc, struct sk_buff *skb);
  149. void ath_debug_stat_tx(struct ath_softc *sc, struct ath_txq *txq,
  150. struct ath_buf *bf);
  151. void ath_debug_stat_retries(struct ath_softc *sc, int rix,
  152. int xretries, int retries, u8 per);
  153. #else
  154. static inline void DPRINTF(struct ath_softc *sc, int dbg_mask,
  155. const char *fmt, ...)
  156. {
  157. }
  158. static inline int ath9k_init_debug(struct ath_softc *sc)
  159. {
  160. return 0;
  161. }
  162. static inline void ath9k_exit_debug(struct ath_softc *sc)
  163. {
  164. }
  165. static inline int ath9k_debug_create_root(void)
  166. {
  167. return 0;
  168. }
  169. static inline void ath9k_debug_remove_root(void)
  170. {
  171. }
  172. static inline void ath_debug_stat_interrupt(struct ath_softc *sc,
  173. enum ath9k_int status)
  174. {
  175. }
  176. static inline void ath_debug_stat_rc(struct ath_softc *sc,
  177. struct sk_buff *skb)
  178. {
  179. }
  180. static inline void ath_debug_stat_tx(struct ath_softc *sc,
  181. struct ath_txq *txq,
  182. struct ath_buf *bf)
  183. {
  184. }
  185. static inline void ath_debug_stat_retries(struct ath_softc *sc, int rix,
  186. int xretries, int retries, u8 per)
  187. {
  188. }
  189. #endif /* CONFIG_ATH9K_DEBUG */
  190. #endif /* DEBUG_H */