catas.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /*
  2. * Copyright (c) 2007 Cisco Systems, Inc. All rights reserved.
  3. * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
  4. *
  5. * This software is available to you under a choice of one of two
  6. * licenses. You may choose to be licensed under the terms of the GNU
  7. * General Public License (GPL) Version 2, available from the file
  8. * COPYING in the main directory of this source tree, or the
  9. * OpenIB.org BSD license below:
  10. *
  11. * Redistribution and use in source and binary forms, with or
  12. * without modification, are permitted provided that the following
  13. * conditions are met:
  14. *
  15. * - Redistributions of source code must retain the above
  16. * copyright notice, this list of conditions and the following
  17. * disclaimer.
  18. *
  19. * - Redistributions in binary form must reproduce the above
  20. * copyright notice, this list of conditions and the following
  21. * disclaimer in the documentation and/or other materials
  22. * provided with the distribution.
  23. *
  24. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  25. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  26. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  27. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  28. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  29. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  30. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  31. * SOFTWARE.
  32. */
  33. #include <linux/workqueue.h>
  34. #include "mlx4.h"
  35. enum {
  36. MLX4_CATAS_POLL_INTERVAL = 5 * HZ,
  37. };
  38. static DEFINE_SPINLOCK(catas_lock);
  39. static LIST_HEAD(catas_list);
  40. static struct work_struct catas_work;
  41. static int internal_err_reset = 1;
  42. module_param(internal_err_reset, int, 0644);
  43. MODULE_PARM_DESC(internal_err_reset,
  44. "Reset device on internal errors if non-zero (default 1)");
  45. static void dump_err_buf(struct mlx4_dev *dev)
  46. {
  47. struct mlx4_priv *priv = mlx4_priv(dev);
  48. int i;
  49. mlx4_err(dev, "Internal error detected:\n");
  50. for (i = 0; i < priv->fw.catas_size; ++i)
  51. mlx4_err(dev, " buf[%02x]: %08x\n",
  52. i, swab32(readl(priv->catas_err.map + i)));
  53. }
  54. static void poll_catas(unsigned long dev_ptr)
  55. {
  56. struct mlx4_dev *dev = (struct mlx4_dev *) dev_ptr;
  57. struct mlx4_priv *priv = mlx4_priv(dev);
  58. if (readl(priv->catas_err.map)) {
  59. dump_err_buf(dev);
  60. mlx4_dispatch_event(dev, MLX4_DEV_EVENT_CATASTROPHIC_ERROR, 0);
  61. if (internal_err_reset) {
  62. spin_lock(&catas_lock);
  63. list_add(&priv->catas_err.list, &catas_list);
  64. spin_unlock(&catas_lock);
  65. queue_work(mlx4_wq, &catas_work);
  66. }
  67. } else
  68. mod_timer(&priv->catas_err.timer,
  69. round_jiffies(jiffies + MLX4_CATAS_POLL_INTERVAL));
  70. }
  71. static void catas_reset(struct work_struct *work)
  72. {
  73. struct mlx4_priv *priv, *tmppriv;
  74. struct mlx4_dev *dev;
  75. LIST_HEAD(tlist);
  76. int ret;
  77. spin_lock_irq(&catas_lock);
  78. list_splice_init(&catas_list, &tlist);
  79. spin_unlock_irq(&catas_lock);
  80. list_for_each_entry_safe(priv, tmppriv, &tlist, catas_err.list) {
  81. struct pci_dev *pdev = priv->dev.pdev;
  82. ret = mlx4_restart_one(priv->dev.pdev);
  83. /* 'priv' now is not valid */
  84. if (ret)
  85. printk(KERN_ERR "mlx4 %s: Reset failed (%d)\n",
  86. pci_name(pdev), ret);
  87. else {
  88. dev = pci_get_drvdata(pdev);
  89. mlx4_dbg(dev, "Reset succeeded\n");
  90. }
  91. }
  92. }
  93. void mlx4_start_catas_poll(struct mlx4_dev *dev)
  94. {
  95. struct mlx4_priv *priv = mlx4_priv(dev);
  96. unsigned long addr;
  97. INIT_LIST_HEAD(&priv->catas_err.list);
  98. init_timer(&priv->catas_err.timer);
  99. priv->catas_err.map = NULL;
  100. addr = pci_resource_start(dev->pdev, priv->fw.catas_bar) +
  101. priv->fw.catas_offset;
  102. priv->catas_err.map = ioremap(addr, priv->fw.catas_size * 4);
  103. if (!priv->catas_err.map) {
  104. mlx4_warn(dev, "Failed to map internal error buffer at 0x%lx\n",
  105. addr);
  106. return;
  107. }
  108. priv->catas_err.timer.data = (unsigned long) dev;
  109. priv->catas_err.timer.function = poll_catas;
  110. priv->catas_err.timer.expires =
  111. round_jiffies(jiffies + MLX4_CATAS_POLL_INTERVAL);
  112. add_timer(&priv->catas_err.timer);
  113. }
  114. void mlx4_stop_catas_poll(struct mlx4_dev *dev)
  115. {
  116. struct mlx4_priv *priv = mlx4_priv(dev);
  117. del_timer_sync(&priv->catas_err.timer);
  118. if (priv->catas_err.map)
  119. iounmap(priv->catas_err.map);
  120. spin_lock_irq(&catas_lock);
  121. list_del(&priv->catas_err.list);
  122. spin_unlock_irq(&catas_lock);
  123. }
  124. void __init mlx4_catas_init(void)
  125. {
  126. INIT_WORK(&catas_work, catas_reset);
  127. }