be_main.c 55 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include "be_cmds.h"
  19. #include <asm/div64.h>
  20. MODULE_VERSION(DRV_VER);
  21. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  22. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  23. MODULE_AUTHOR("ServerEngines Corporation");
  24. MODULE_LICENSE("GPL");
  25. static unsigned int rx_frag_size = 2048;
  26. module_param(rx_frag_size, uint, S_IRUGO);
  27. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  28. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  29. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  31. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  32. { 0 }
  33. };
  34. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  35. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  36. {
  37. struct be_dma_mem *mem = &q->dma_mem;
  38. if (mem->va)
  39. pci_free_consistent(adapter->pdev, mem->size,
  40. mem->va, mem->dma);
  41. }
  42. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  43. u16 len, u16 entry_size)
  44. {
  45. struct be_dma_mem *mem = &q->dma_mem;
  46. memset(q, 0, sizeof(*q));
  47. q->len = len;
  48. q->entry_size = entry_size;
  49. mem->size = len * entry_size;
  50. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  51. if (!mem->va)
  52. return -1;
  53. memset(mem->va, 0, mem->size);
  54. return 0;
  55. }
  56. static void be_intr_set(struct be_adapter *adapter, bool enable)
  57. {
  58. u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  59. u32 reg = ioread32(addr);
  60. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  61. if (!enabled && enable)
  62. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  63. else if (enabled && !enable)
  64. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  65. else
  66. return;
  67. iowrite32(reg, addr);
  68. }
  69. static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  70. {
  71. u32 val = 0;
  72. val |= qid & DB_RQ_RING_ID_MASK;
  73. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  74. iowrite32(val, adapter->db + DB_RQ_OFFSET);
  75. }
  76. static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  77. {
  78. u32 val = 0;
  79. val |= qid & DB_TXULP_RING_ID_MASK;
  80. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  81. iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
  82. }
  83. static void be_eq_notify(struct be_adapter *adapter, u16 qid,
  84. bool arm, bool clear_int, u16 num_popped)
  85. {
  86. u32 val = 0;
  87. val |= qid & DB_EQ_RING_ID_MASK;
  88. if (arm)
  89. val |= 1 << DB_EQ_REARM_SHIFT;
  90. if (clear_int)
  91. val |= 1 << DB_EQ_CLR_SHIFT;
  92. val |= 1 << DB_EQ_EVNT_SHIFT;
  93. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  94. iowrite32(val, adapter->db + DB_EQ_OFFSET);
  95. }
  96. void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
  97. {
  98. u32 val = 0;
  99. val |= qid & DB_CQ_RING_ID_MASK;
  100. if (arm)
  101. val |= 1 << DB_CQ_REARM_SHIFT;
  102. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  103. iowrite32(val, adapter->db + DB_CQ_OFFSET);
  104. }
  105. static int be_mac_addr_set(struct net_device *netdev, void *p)
  106. {
  107. struct be_adapter *adapter = netdev_priv(netdev);
  108. struct sockaddr *addr = p;
  109. int status = 0;
  110. status = be_cmd_pmac_del(adapter, adapter->if_handle, adapter->pmac_id);
  111. if (status)
  112. return status;
  113. status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
  114. adapter->if_handle, &adapter->pmac_id);
  115. if (!status)
  116. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  117. return status;
  118. }
  119. void netdev_stats_update(struct be_adapter *adapter)
  120. {
  121. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  122. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  123. struct be_port_rxf_stats *port_stats =
  124. &rxf_stats->port[adapter->port_num];
  125. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  126. struct be_erx_stats *erx_stats = &hw_stats->erx;
  127. dev_stats->rx_packets = port_stats->rx_total_frames;
  128. dev_stats->tx_packets = port_stats->tx_unicastframes +
  129. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  130. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  131. (u64) port_stats->rx_bytes_lsd;
  132. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  133. (u64) port_stats->tx_bytes_lsd;
  134. /* bad pkts received */
  135. dev_stats->rx_errors = port_stats->rx_crc_errors +
  136. port_stats->rx_alignment_symbol_errors +
  137. port_stats->rx_in_range_errors +
  138. port_stats->rx_out_range_errors +
  139. port_stats->rx_frame_too_long +
  140. port_stats->rx_dropped_too_small +
  141. port_stats->rx_dropped_too_short +
  142. port_stats->rx_dropped_header_too_small +
  143. port_stats->rx_dropped_tcp_length +
  144. port_stats->rx_dropped_runt +
  145. port_stats->rx_tcp_checksum_errs +
  146. port_stats->rx_ip_checksum_errs +
  147. port_stats->rx_udp_checksum_errs;
  148. /* no space in linux buffers: best possible approximation */
  149. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  150. /* detailed rx errors */
  151. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  152. port_stats->rx_out_range_errors +
  153. port_stats->rx_frame_too_long;
  154. /* receive ring buffer overflow */
  155. dev_stats->rx_over_errors = 0;
  156. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  157. /* frame alignment errors */
  158. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  159. /* receiver fifo overrun */
  160. /* drops_no_pbuf is no per i/f, it's per BE card */
  161. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  162. port_stats->rx_input_fifo_overflow +
  163. rxf_stats->rx_drops_no_pbuf;
  164. /* receiver missed packetd */
  165. dev_stats->rx_missed_errors = 0;
  166. /* packet transmit problems */
  167. dev_stats->tx_errors = 0;
  168. /* no space available in linux */
  169. dev_stats->tx_dropped = 0;
  170. dev_stats->multicast = port_stats->rx_multicast_frames;
  171. dev_stats->collisions = 0;
  172. /* detailed tx_errors */
  173. dev_stats->tx_aborted_errors = 0;
  174. dev_stats->tx_carrier_errors = 0;
  175. dev_stats->tx_fifo_errors = 0;
  176. dev_stats->tx_heartbeat_errors = 0;
  177. dev_stats->tx_window_errors = 0;
  178. }
  179. void be_link_status_update(struct be_adapter *adapter, bool link_up)
  180. {
  181. struct net_device *netdev = adapter->netdev;
  182. /* If link came up or went down */
  183. if (adapter->link_up != link_up) {
  184. if (link_up) {
  185. netif_start_queue(netdev);
  186. netif_carrier_on(netdev);
  187. printk(KERN_INFO "%s: Link up\n", netdev->name);
  188. } else {
  189. netif_stop_queue(netdev);
  190. netif_carrier_off(netdev);
  191. printk(KERN_INFO "%s: Link down\n", netdev->name);
  192. }
  193. adapter->link_up = link_up;
  194. }
  195. }
  196. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  197. static void be_rx_eqd_update(struct be_adapter *adapter)
  198. {
  199. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  200. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  201. ulong now = jiffies;
  202. u32 eqd;
  203. if (!rx_eq->enable_aic)
  204. return;
  205. /* Wrapped around */
  206. if (time_before(now, stats->rx_fps_jiffies)) {
  207. stats->rx_fps_jiffies = now;
  208. return;
  209. }
  210. /* Update once a second */
  211. if ((now - stats->rx_fps_jiffies) < HZ)
  212. return;
  213. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  214. ((now - stats->rx_fps_jiffies) / HZ);
  215. stats->rx_fps_jiffies = now;
  216. stats->be_prev_rx_frags = stats->be_rx_frags;
  217. eqd = stats->be_rx_fps / 110000;
  218. eqd = eqd << 3;
  219. if (eqd > rx_eq->max_eqd)
  220. eqd = rx_eq->max_eqd;
  221. if (eqd < rx_eq->min_eqd)
  222. eqd = rx_eq->min_eqd;
  223. if (eqd < 10)
  224. eqd = 0;
  225. if (eqd != rx_eq->cur_eqd)
  226. be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
  227. rx_eq->cur_eqd = eqd;
  228. }
  229. static struct net_device_stats *be_get_stats(struct net_device *dev)
  230. {
  231. struct be_adapter *adapter = netdev_priv(dev);
  232. return &adapter->stats.net_stats;
  233. }
  234. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  235. {
  236. u64 rate = bytes;
  237. do_div(rate, ticks / HZ);
  238. rate <<= 3; /* bytes/sec -> bits/sec */
  239. do_div(rate, 1000000ul); /* MB/Sec */
  240. return rate;
  241. }
  242. static void be_tx_rate_update(struct be_adapter *adapter)
  243. {
  244. struct be_drvr_stats *stats = drvr_stats(adapter);
  245. ulong now = jiffies;
  246. /* Wrapped around? */
  247. if (time_before(now, stats->be_tx_jiffies)) {
  248. stats->be_tx_jiffies = now;
  249. return;
  250. }
  251. /* Update tx rate once in two seconds */
  252. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  253. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  254. - stats->be_tx_bytes_prev,
  255. now - stats->be_tx_jiffies);
  256. stats->be_tx_jiffies = now;
  257. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  258. }
  259. }
  260. static void be_tx_stats_update(struct be_adapter *adapter,
  261. u32 wrb_cnt, u32 copied, bool stopped)
  262. {
  263. struct be_drvr_stats *stats = drvr_stats(adapter);
  264. stats->be_tx_reqs++;
  265. stats->be_tx_wrbs += wrb_cnt;
  266. stats->be_tx_bytes += copied;
  267. if (stopped)
  268. stats->be_tx_stops++;
  269. }
  270. /* Determine number of WRB entries needed to xmit data in an skb */
  271. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  272. {
  273. int cnt = (skb->len > skb->data_len);
  274. cnt += skb_shinfo(skb)->nr_frags;
  275. /* to account for hdr wrb */
  276. cnt++;
  277. if (cnt & 1) {
  278. /* add a dummy to make it an even num */
  279. cnt++;
  280. *dummy = true;
  281. } else
  282. *dummy = false;
  283. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  284. return cnt;
  285. }
  286. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  287. {
  288. wrb->frag_pa_hi = upper_32_bits(addr);
  289. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  290. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  291. }
  292. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  293. bool vlan, u32 wrb_cnt, u32 len)
  294. {
  295. memset(hdr, 0, sizeof(*hdr));
  296. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  297. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  298. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  299. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  300. hdr, skb_shinfo(skb)->gso_size);
  301. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  302. if (is_tcp_pkt(skb))
  303. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  304. else if (is_udp_pkt(skb))
  305. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  306. }
  307. if (vlan && vlan_tx_tag_present(skb)) {
  308. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  309. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  310. hdr, vlan_tx_tag_get(skb));
  311. }
  312. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  313. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  314. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  315. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  316. }
  317. static int make_tx_wrbs(struct be_adapter *adapter,
  318. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  319. {
  320. u64 busaddr;
  321. u32 i, copied = 0;
  322. struct pci_dev *pdev = adapter->pdev;
  323. struct sk_buff *first_skb = skb;
  324. struct be_queue_info *txq = &adapter->tx_obj.q;
  325. struct be_eth_wrb *wrb;
  326. struct be_eth_hdr_wrb *hdr;
  327. hdr = queue_head_node(txq);
  328. atomic_add(wrb_cnt, &txq->used);
  329. queue_head_inc(txq);
  330. if (skb_dma_map(&pdev->dev, skb, DMA_TO_DEVICE)) {
  331. dev_err(&pdev->dev, "TX DMA mapping failed\n");
  332. return 0;
  333. }
  334. if (skb->len > skb->data_len) {
  335. int len = skb->len - skb->data_len;
  336. wrb = queue_head_node(txq);
  337. busaddr = skb_shinfo(skb)->dma_head;
  338. wrb_fill(wrb, busaddr, len);
  339. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  340. queue_head_inc(txq);
  341. copied += len;
  342. }
  343. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  344. struct skb_frag_struct *frag =
  345. &skb_shinfo(skb)->frags[i];
  346. busaddr = skb_shinfo(skb)->dma_maps[i];
  347. wrb = queue_head_node(txq);
  348. wrb_fill(wrb, busaddr, frag->size);
  349. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  350. queue_head_inc(txq);
  351. copied += frag->size;
  352. }
  353. if (dummy_wrb) {
  354. wrb = queue_head_node(txq);
  355. wrb_fill(wrb, 0, 0);
  356. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  357. queue_head_inc(txq);
  358. }
  359. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  360. wrb_cnt, copied);
  361. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  362. return copied;
  363. }
  364. static netdev_tx_t be_xmit(struct sk_buff *skb,
  365. struct net_device *netdev)
  366. {
  367. struct be_adapter *adapter = netdev_priv(netdev);
  368. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  369. struct be_queue_info *txq = &tx_obj->q;
  370. u32 wrb_cnt = 0, copied = 0;
  371. u32 start = txq->head;
  372. bool dummy_wrb, stopped = false;
  373. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  374. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  375. if (copied) {
  376. /* record the sent skb in the sent_skb table */
  377. BUG_ON(tx_obj->sent_skb_list[start]);
  378. tx_obj->sent_skb_list[start] = skb;
  379. /* Ensure txq has space for the next skb; Else stop the queue
  380. * *BEFORE* ringing the tx doorbell, so that we serialze the
  381. * tx compls of the current transmit which'll wake up the queue
  382. */
  383. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >=
  384. txq->len) {
  385. netif_stop_queue(netdev);
  386. stopped = true;
  387. }
  388. be_txq_notify(adapter, txq->id, wrb_cnt);
  389. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  390. } else {
  391. txq->head = start;
  392. dev_kfree_skb_any(skb);
  393. }
  394. return NETDEV_TX_OK;
  395. }
  396. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  397. {
  398. struct be_adapter *adapter = netdev_priv(netdev);
  399. if (new_mtu < BE_MIN_MTU ||
  400. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  401. dev_info(&adapter->pdev->dev,
  402. "MTU must be between %d and %d bytes\n",
  403. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  404. return -EINVAL;
  405. }
  406. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  407. netdev->mtu, new_mtu);
  408. netdev->mtu = new_mtu;
  409. return 0;
  410. }
  411. /*
  412. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  413. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  414. * set the BE in promiscuous VLAN mode.
  415. */
  416. static int be_vid_config(struct be_adapter *adapter)
  417. {
  418. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  419. u16 ntags = 0, i;
  420. int status;
  421. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  422. /* Construct VLAN Table to give to HW */
  423. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  424. if (adapter->vlan_tag[i]) {
  425. vtag[ntags] = cpu_to_le16(i);
  426. ntags++;
  427. }
  428. }
  429. status = be_cmd_vlan_config(adapter, adapter->if_handle,
  430. vtag, ntags, 1, 0);
  431. } else {
  432. status = be_cmd_vlan_config(adapter, adapter->if_handle,
  433. NULL, 0, 1, 1);
  434. }
  435. return status;
  436. }
  437. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  438. {
  439. struct be_adapter *adapter = netdev_priv(netdev);
  440. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  441. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  442. be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
  443. be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
  444. adapter->vlan_grp = grp;
  445. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  446. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  447. }
  448. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  449. {
  450. struct be_adapter *adapter = netdev_priv(netdev);
  451. adapter->num_vlans++;
  452. adapter->vlan_tag[vid] = 1;
  453. be_vid_config(adapter);
  454. }
  455. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  456. {
  457. struct be_adapter *adapter = netdev_priv(netdev);
  458. adapter->num_vlans--;
  459. adapter->vlan_tag[vid] = 0;
  460. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  461. be_vid_config(adapter);
  462. }
  463. static void be_set_multicast_list(struct net_device *netdev)
  464. {
  465. struct be_adapter *adapter = netdev_priv(netdev);
  466. if (netdev->flags & IFF_PROMISC) {
  467. be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
  468. adapter->promiscuous = true;
  469. goto done;
  470. }
  471. /* BE was previously in promiscous mode; disable it */
  472. if (adapter->promiscuous) {
  473. adapter->promiscuous = false;
  474. be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
  475. }
  476. if (netdev->flags & IFF_ALLMULTI) {
  477. be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0);
  478. goto done;
  479. }
  480. be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
  481. netdev->mc_count);
  482. done:
  483. return;
  484. }
  485. static void be_rx_rate_update(struct be_adapter *adapter)
  486. {
  487. struct be_drvr_stats *stats = drvr_stats(adapter);
  488. ulong now = jiffies;
  489. /* Wrapped around */
  490. if (time_before(now, stats->be_rx_jiffies)) {
  491. stats->be_rx_jiffies = now;
  492. return;
  493. }
  494. /* Update the rate once in two seconds */
  495. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  496. return;
  497. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  498. - stats->be_rx_bytes_prev,
  499. now - stats->be_rx_jiffies);
  500. stats->be_rx_jiffies = now;
  501. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  502. }
  503. static void be_rx_stats_update(struct be_adapter *adapter,
  504. u32 pktsize, u16 numfrags)
  505. {
  506. struct be_drvr_stats *stats = drvr_stats(adapter);
  507. stats->be_rx_compl++;
  508. stats->be_rx_frags += numfrags;
  509. stats->be_rx_bytes += pktsize;
  510. }
  511. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  512. {
  513. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  514. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  515. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  516. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  517. if (ip_version) {
  518. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  519. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  520. }
  521. ipv6_chk = (ip_version && (tcpf || udpf));
  522. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  523. }
  524. static struct be_rx_page_info *
  525. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  526. {
  527. struct be_rx_page_info *rx_page_info;
  528. struct be_queue_info *rxq = &adapter->rx_obj.q;
  529. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  530. BUG_ON(!rx_page_info->page);
  531. if (rx_page_info->last_page_user)
  532. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  533. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  534. atomic_dec(&rxq->used);
  535. return rx_page_info;
  536. }
  537. /* Throwaway the data in the Rx completion */
  538. static void be_rx_compl_discard(struct be_adapter *adapter,
  539. struct be_eth_rx_compl *rxcp)
  540. {
  541. struct be_queue_info *rxq = &adapter->rx_obj.q;
  542. struct be_rx_page_info *page_info;
  543. u16 rxq_idx, i, num_rcvd;
  544. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  545. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  546. for (i = 0; i < num_rcvd; i++) {
  547. page_info = get_rx_page_info(adapter, rxq_idx);
  548. put_page(page_info->page);
  549. memset(page_info, 0, sizeof(*page_info));
  550. index_inc(&rxq_idx, rxq->len);
  551. }
  552. }
  553. /*
  554. * skb_fill_rx_data forms a complete skb for an ether frame
  555. * indicated by rxcp.
  556. */
  557. static void skb_fill_rx_data(struct be_adapter *adapter,
  558. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  559. {
  560. struct be_queue_info *rxq = &adapter->rx_obj.q;
  561. struct be_rx_page_info *page_info;
  562. u16 rxq_idx, i, num_rcvd, j;
  563. u32 pktsize, hdr_len, curr_frag_len, size;
  564. u8 *start;
  565. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  566. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  567. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  568. page_info = get_rx_page_info(adapter, rxq_idx);
  569. start = page_address(page_info->page) + page_info->page_offset;
  570. prefetch(start);
  571. /* Copy data in the first descriptor of this completion */
  572. curr_frag_len = min(pktsize, rx_frag_size);
  573. /* Copy the header portion into skb_data */
  574. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  575. memcpy(skb->data, start, hdr_len);
  576. skb->len = curr_frag_len;
  577. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  578. /* Complete packet has now been moved to data */
  579. put_page(page_info->page);
  580. skb->data_len = 0;
  581. skb->tail += curr_frag_len;
  582. } else {
  583. skb_shinfo(skb)->nr_frags = 1;
  584. skb_shinfo(skb)->frags[0].page = page_info->page;
  585. skb_shinfo(skb)->frags[0].page_offset =
  586. page_info->page_offset + hdr_len;
  587. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  588. skb->data_len = curr_frag_len - hdr_len;
  589. skb->tail += hdr_len;
  590. }
  591. memset(page_info, 0, sizeof(*page_info));
  592. if (pktsize <= rx_frag_size) {
  593. BUG_ON(num_rcvd != 1);
  594. goto done;
  595. }
  596. /* More frags present for this completion */
  597. size = pktsize;
  598. for (i = 1, j = 0; i < num_rcvd; i++) {
  599. size -= curr_frag_len;
  600. index_inc(&rxq_idx, rxq->len);
  601. page_info = get_rx_page_info(adapter, rxq_idx);
  602. curr_frag_len = min(size, rx_frag_size);
  603. /* Coalesce all frags from the same physical page in one slot */
  604. if (page_info->page_offset == 0) {
  605. /* Fresh page */
  606. j++;
  607. skb_shinfo(skb)->frags[j].page = page_info->page;
  608. skb_shinfo(skb)->frags[j].page_offset =
  609. page_info->page_offset;
  610. skb_shinfo(skb)->frags[j].size = 0;
  611. skb_shinfo(skb)->nr_frags++;
  612. } else {
  613. put_page(page_info->page);
  614. }
  615. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  616. skb->len += curr_frag_len;
  617. skb->data_len += curr_frag_len;
  618. memset(page_info, 0, sizeof(*page_info));
  619. }
  620. BUG_ON(j > MAX_SKB_FRAGS);
  621. done:
  622. be_rx_stats_update(adapter, pktsize, num_rcvd);
  623. return;
  624. }
  625. /* Process the RX completion indicated by rxcp when GRO is disabled */
  626. static void be_rx_compl_process(struct be_adapter *adapter,
  627. struct be_eth_rx_compl *rxcp)
  628. {
  629. struct sk_buff *skb;
  630. u32 vlanf, vid;
  631. u8 vtm;
  632. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  633. vtm = AMAP_GET_BITS(struct amap_eth_rx_compl, vtm, rxcp);
  634. /* vlanf could be wrongly set in some cards.
  635. * ignore if vtm is not set */
  636. if ((adapter->cap == 0x400) && !vtm)
  637. vlanf = 0;
  638. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  639. if (!skb) {
  640. if (net_ratelimit())
  641. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  642. be_rx_compl_discard(adapter, rxcp);
  643. return;
  644. }
  645. skb_reserve(skb, NET_IP_ALIGN);
  646. skb_fill_rx_data(adapter, skb, rxcp);
  647. if (do_pkt_csum(rxcp, adapter->rx_csum))
  648. skb->ip_summed = CHECKSUM_NONE;
  649. else
  650. skb->ip_summed = CHECKSUM_UNNECESSARY;
  651. skb->truesize = skb->len + sizeof(struct sk_buff);
  652. skb->protocol = eth_type_trans(skb, adapter->netdev);
  653. skb->dev = adapter->netdev;
  654. if (vlanf) {
  655. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  656. kfree_skb(skb);
  657. return;
  658. }
  659. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  660. vid = be16_to_cpu(vid);
  661. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  662. } else {
  663. netif_receive_skb(skb);
  664. }
  665. return;
  666. }
  667. /* Process the RX completion indicated by rxcp when GRO is enabled */
  668. static void be_rx_compl_process_gro(struct be_adapter *adapter,
  669. struct be_eth_rx_compl *rxcp)
  670. {
  671. struct be_rx_page_info *page_info;
  672. struct sk_buff *skb = NULL;
  673. struct be_queue_info *rxq = &adapter->rx_obj.q;
  674. struct be_eq_obj *eq_obj = &adapter->rx_eq;
  675. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  676. u16 i, rxq_idx = 0, vid, j;
  677. u8 vtm;
  678. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  679. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  680. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  681. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  682. vtm = AMAP_GET_BITS(struct amap_eth_rx_compl, vtm, rxcp);
  683. /* vlanf could be wrongly set in some cards.
  684. * ignore if vtm is not set */
  685. if ((adapter->cap == 0x400) && !vtm)
  686. vlanf = 0;
  687. skb = napi_get_frags(&eq_obj->napi);
  688. if (!skb) {
  689. be_rx_compl_discard(adapter, rxcp);
  690. return;
  691. }
  692. remaining = pkt_size;
  693. for (i = 0, j = -1; i < num_rcvd; i++) {
  694. page_info = get_rx_page_info(adapter, rxq_idx);
  695. curr_frag_len = min(remaining, rx_frag_size);
  696. /* Coalesce all frags from the same physical page in one slot */
  697. if (i == 0 || page_info->page_offset == 0) {
  698. /* First frag or Fresh page */
  699. j++;
  700. skb_shinfo(skb)->frags[j].page = page_info->page;
  701. skb_shinfo(skb)->frags[j].page_offset =
  702. page_info->page_offset;
  703. skb_shinfo(skb)->frags[j].size = 0;
  704. } else {
  705. put_page(page_info->page);
  706. }
  707. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  708. remaining -= curr_frag_len;
  709. index_inc(&rxq_idx, rxq->len);
  710. memset(page_info, 0, sizeof(*page_info));
  711. }
  712. BUG_ON(j > MAX_SKB_FRAGS);
  713. skb_shinfo(skb)->nr_frags = j + 1;
  714. skb->len = pkt_size;
  715. skb->data_len = pkt_size;
  716. skb->truesize += pkt_size;
  717. skb->ip_summed = CHECKSUM_UNNECESSARY;
  718. if (likely(!vlanf)) {
  719. napi_gro_frags(&eq_obj->napi);
  720. } else {
  721. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  722. vid = be16_to_cpu(vid);
  723. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  724. return;
  725. vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
  726. }
  727. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  728. return;
  729. }
  730. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  731. {
  732. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  733. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  734. return NULL;
  735. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  736. queue_tail_inc(&adapter->rx_obj.cq);
  737. return rxcp;
  738. }
  739. /* To reset the valid bit, we need to reset the whole word as
  740. * when walking the queue the valid entries are little-endian
  741. * and invalid entries are host endian
  742. */
  743. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  744. {
  745. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  746. }
  747. static inline struct page *be_alloc_pages(u32 size)
  748. {
  749. gfp_t alloc_flags = GFP_ATOMIC;
  750. u32 order = get_order(size);
  751. if (order > 0)
  752. alloc_flags |= __GFP_COMP;
  753. return alloc_pages(alloc_flags, order);
  754. }
  755. /*
  756. * Allocate a page, split it to fragments of size rx_frag_size and post as
  757. * receive buffers to BE
  758. */
  759. static void be_post_rx_frags(struct be_adapter *adapter)
  760. {
  761. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  762. struct be_rx_page_info *page_info = NULL;
  763. struct be_queue_info *rxq = &adapter->rx_obj.q;
  764. struct page *pagep = NULL;
  765. struct be_eth_rx_d *rxd;
  766. u64 page_dmaaddr = 0, frag_dmaaddr;
  767. u32 posted, page_offset = 0;
  768. page_info = &page_info_tbl[rxq->head];
  769. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  770. if (!pagep) {
  771. pagep = be_alloc_pages(adapter->big_page_size);
  772. if (unlikely(!pagep)) {
  773. drvr_stats(adapter)->be_ethrx_post_fail++;
  774. break;
  775. }
  776. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  777. adapter->big_page_size,
  778. PCI_DMA_FROMDEVICE);
  779. page_info->page_offset = 0;
  780. } else {
  781. get_page(pagep);
  782. page_info->page_offset = page_offset + rx_frag_size;
  783. }
  784. page_offset = page_info->page_offset;
  785. page_info->page = pagep;
  786. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  787. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  788. rxd = queue_head_node(rxq);
  789. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  790. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  791. queue_head_inc(rxq);
  792. /* Any space left in the current big page for another frag? */
  793. if ((page_offset + rx_frag_size + rx_frag_size) >
  794. adapter->big_page_size) {
  795. pagep = NULL;
  796. page_info->last_page_user = true;
  797. }
  798. page_info = &page_info_tbl[rxq->head];
  799. }
  800. if (pagep)
  801. page_info->last_page_user = true;
  802. if (posted) {
  803. atomic_add(posted, &rxq->used);
  804. be_rxq_notify(adapter, rxq->id, posted);
  805. } else if (atomic_read(&rxq->used) == 0) {
  806. /* Let be_worker replenish when memory is available */
  807. adapter->rx_post_starved = true;
  808. }
  809. return;
  810. }
  811. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  812. {
  813. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  814. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  815. return NULL;
  816. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  817. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  818. queue_tail_inc(tx_cq);
  819. return txcp;
  820. }
  821. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  822. {
  823. struct be_queue_info *txq = &adapter->tx_obj.q;
  824. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  825. struct sk_buff *sent_skb;
  826. u16 cur_index, num_wrbs = 0;
  827. cur_index = txq->tail;
  828. sent_skb = sent_skbs[cur_index];
  829. BUG_ON(!sent_skb);
  830. sent_skbs[cur_index] = NULL;
  831. do {
  832. cur_index = txq->tail;
  833. num_wrbs++;
  834. queue_tail_inc(txq);
  835. } while (cur_index != last_index);
  836. atomic_sub(num_wrbs, &txq->used);
  837. skb_dma_unmap(&adapter->pdev->dev, sent_skb, DMA_TO_DEVICE);
  838. kfree_skb(sent_skb);
  839. }
  840. static inline struct be_eq_entry *event_get(struct be_eq_obj *eq_obj)
  841. {
  842. struct be_eq_entry *eqe = queue_tail_node(&eq_obj->q);
  843. if (!eqe->evt)
  844. return NULL;
  845. eqe->evt = le32_to_cpu(eqe->evt);
  846. queue_tail_inc(&eq_obj->q);
  847. return eqe;
  848. }
  849. static int event_handle(struct be_adapter *adapter,
  850. struct be_eq_obj *eq_obj)
  851. {
  852. struct be_eq_entry *eqe;
  853. u16 num = 0;
  854. while ((eqe = event_get(eq_obj)) != NULL) {
  855. eqe->evt = 0;
  856. num++;
  857. }
  858. /* Deal with any spurious interrupts that come
  859. * without events
  860. */
  861. be_eq_notify(adapter, eq_obj->q.id, true, true, num);
  862. if (num)
  863. napi_schedule(&eq_obj->napi);
  864. return num;
  865. }
  866. /* Just read and notify events without processing them.
  867. * Used at the time of destroying event queues */
  868. static void be_eq_clean(struct be_adapter *adapter,
  869. struct be_eq_obj *eq_obj)
  870. {
  871. struct be_eq_entry *eqe;
  872. u16 num = 0;
  873. while ((eqe = event_get(eq_obj)) != NULL) {
  874. eqe->evt = 0;
  875. num++;
  876. }
  877. if (num)
  878. be_eq_notify(adapter, eq_obj->q.id, false, true, num);
  879. }
  880. static void be_rx_q_clean(struct be_adapter *adapter)
  881. {
  882. struct be_rx_page_info *page_info;
  883. struct be_queue_info *rxq = &adapter->rx_obj.q;
  884. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  885. struct be_eth_rx_compl *rxcp;
  886. u16 tail;
  887. /* First cleanup pending rx completions */
  888. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  889. be_rx_compl_discard(adapter, rxcp);
  890. be_rx_compl_reset(rxcp);
  891. be_cq_notify(adapter, rx_cq->id, true, 1);
  892. }
  893. /* Then free posted rx buffer that were not used */
  894. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  895. for (; atomic_read(&rxq->used) > 0; index_inc(&tail, rxq->len)) {
  896. page_info = get_rx_page_info(adapter, tail);
  897. put_page(page_info->page);
  898. memset(page_info, 0, sizeof(*page_info));
  899. }
  900. BUG_ON(atomic_read(&rxq->used));
  901. }
  902. static void be_tx_compl_clean(struct be_adapter *adapter)
  903. {
  904. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  905. struct be_queue_info *txq = &adapter->tx_obj.q;
  906. struct be_eth_tx_compl *txcp;
  907. u16 end_idx, cmpl = 0, timeo = 0;
  908. /* Wait for a max of 200ms for all the tx-completions to arrive. */
  909. do {
  910. while ((txcp = be_tx_compl_get(tx_cq))) {
  911. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  912. wrb_index, txcp);
  913. be_tx_compl_process(adapter, end_idx);
  914. cmpl++;
  915. }
  916. if (cmpl) {
  917. be_cq_notify(adapter, tx_cq->id, false, cmpl);
  918. cmpl = 0;
  919. }
  920. if (atomic_read(&txq->used) == 0 || ++timeo > 200)
  921. break;
  922. mdelay(1);
  923. } while (true);
  924. if (atomic_read(&txq->used))
  925. dev_err(&adapter->pdev->dev, "%d pending tx-completions\n",
  926. atomic_read(&txq->used));
  927. }
  928. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  929. {
  930. struct be_queue_info *q;
  931. q = &adapter->mcc_obj.q;
  932. if (q->created)
  933. be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
  934. be_queue_free(adapter, q);
  935. q = &adapter->mcc_obj.cq;
  936. if (q->created)
  937. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  938. be_queue_free(adapter, q);
  939. }
  940. /* Must be called only after TX qs are created as MCC shares TX EQ */
  941. static int be_mcc_queues_create(struct be_adapter *adapter)
  942. {
  943. struct be_queue_info *q, *cq;
  944. /* Alloc MCC compl queue */
  945. cq = &adapter->mcc_obj.cq;
  946. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  947. sizeof(struct be_mcc_compl)))
  948. goto err;
  949. /* Ask BE to create MCC compl queue; share TX's eq */
  950. if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
  951. goto mcc_cq_free;
  952. /* Alloc MCC queue */
  953. q = &adapter->mcc_obj.q;
  954. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  955. goto mcc_cq_destroy;
  956. /* Ask BE to create MCC queue */
  957. if (be_cmd_mccq_create(adapter, q, cq))
  958. goto mcc_q_free;
  959. return 0;
  960. mcc_q_free:
  961. be_queue_free(adapter, q);
  962. mcc_cq_destroy:
  963. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  964. mcc_cq_free:
  965. be_queue_free(adapter, cq);
  966. err:
  967. return -1;
  968. }
  969. static void be_tx_queues_destroy(struct be_adapter *adapter)
  970. {
  971. struct be_queue_info *q;
  972. q = &adapter->tx_obj.q;
  973. if (q->created)
  974. be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
  975. be_queue_free(adapter, q);
  976. q = &adapter->tx_obj.cq;
  977. if (q->created)
  978. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  979. be_queue_free(adapter, q);
  980. /* Clear any residual events */
  981. be_eq_clean(adapter, &adapter->tx_eq);
  982. q = &adapter->tx_eq.q;
  983. if (q->created)
  984. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  985. be_queue_free(adapter, q);
  986. }
  987. static int be_tx_queues_create(struct be_adapter *adapter)
  988. {
  989. struct be_queue_info *eq, *q, *cq;
  990. adapter->tx_eq.max_eqd = 0;
  991. adapter->tx_eq.min_eqd = 0;
  992. adapter->tx_eq.cur_eqd = 96;
  993. adapter->tx_eq.enable_aic = false;
  994. /* Alloc Tx Event queue */
  995. eq = &adapter->tx_eq.q;
  996. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  997. return -1;
  998. /* Ask BE to create Tx Event queue */
  999. if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
  1000. goto tx_eq_free;
  1001. /* Alloc TX eth compl queue */
  1002. cq = &adapter->tx_obj.cq;
  1003. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  1004. sizeof(struct be_eth_tx_compl)))
  1005. goto tx_eq_destroy;
  1006. /* Ask BE to create Tx eth compl queue */
  1007. if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
  1008. goto tx_cq_free;
  1009. /* Alloc TX eth queue */
  1010. q = &adapter->tx_obj.q;
  1011. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  1012. goto tx_cq_destroy;
  1013. /* Ask BE to create Tx eth queue */
  1014. if (be_cmd_txq_create(adapter, q, cq))
  1015. goto tx_q_free;
  1016. return 0;
  1017. tx_q_free:
  1018. be_queue_free(adapter, q);
  1019. tx_cq_destroy:
  1020. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1021. tx_cq_free:
  1022. be_queue_free(adapter, cq);
  1023. tx_eq_destroy:
  1024. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1025. tx_eq_free:
  1026. be_queue_free(adapter, eq);
  1027. return -1;
  1028. }
  1029. static void be_rx_queues_destroy(struct be_adapter *adapter)
  1030. {
  1031. struct be_queue_info *q;
  1032. q = &adapter->rx_obj.q;
  1033. if (q->created) {
  1034. be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
  1035. be_rx_q_clean(adapter);
  1036. }
  1037. be_queue_free(adapter, q);
  1038. q = &adapter->rx_obj.cq;
  1039. if (q->created)
  1040. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  1041. be_queue_free(adapter, q);
  1042. /* Clear any residual events */
  1043. be_eq_clean(adapter, &adapter->rx_eq);
  1044. q = &adapter->rx_eq.q;
  1045. if (q->created)
  1046. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  1047. be_queue_free(adapter, q);
  1048. }
  1049. static int be_rx_queues_create(struct be_adapter *adapter)
  1050. {
  1051. struct be_queue_info *eq, *q, *cq;
  1052. int rc;
  1053. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  1054. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  1055. adapter->rx_eq.min_eqd = 0;
  1056. adapter->rx_eq.cur_eqd = 0;
  1057. adapter->rx_eq.enable_aic = true;
  1058. /* Alloc Rx Event queue */
  1059. eq = &adapter->rx_eq.q;
  1060. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  1061. sizeof(struct be_eq_entry));
  1062. if (rc)
  1063. return rc;
  1064. /* Ask BE to create Rx Event queue */
  1065. rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
  1066. if (rc)
  1067. goto rx_eq_free;
  1068. /* Alloc RX eth compl queue */
  1069. cq = &adapter->rx_obj.cq;
  1070. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  1071. sizeof(struct be_eth_rx_compl));
  1072. if (rc)
  1073. goto rx_eq_destroy;
  1074. /* Ask BE to create Rx eth compl queue */
  1075. rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
  1076. if (rc)
  1077. goto rx_cq_free;
  1078. /* Alloc RX eth queue */
  1079. q = &adapter->rx_obj.q;
  1080. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1081. if (rc)
  1082. goto rx_cq_destroy;
  1083. /* Ask BE to create Rx eth queue */
  1084. rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
  1085. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1086. if (rc)
  1087. goto rx_q_free;
  1088. return 0;
  1089. rx_q_free:
  1090. be_queue_free(adapter, q);
  1091. rx_cq_destroy:
  1092. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1093. rx_cq_free:
  1094. be_queue_free(adapter, cq);
  1095. rx_eq_destroy:
  1096. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1097. rx_eq_free:
  1098. be_queue_free(adapter, eq);
  1099. return rc;
  1100. }
  1101. /* There are 8 evt ids per func. Retruns the evt id's bit number */
  1102. static inline int be_evt_bit_get(struct be_adapter *adapter, u32 eq_id)
  1103. {
  1104. return eq_id - 8 * be_pci_func(adapter);
  1105. }
  1106. static irqreturn_t be_intx(int irq, void *dev)
  1107. {
  1108. struct be_adapter *adapter = dev;
  1109. int isr;
  1110. isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
  1111. be_pci_func(adapter) * CEV_ISR_SIZE);
  1112. if (!isr)
  1113. return IRQ_NONE;
  1114. event_handle(adapter, &adapter->tx_eq);
  1115. event_handle(adapter, &adapter->rx_eq);
  1116. return IRQ_HANDLED;
  1117. }
  1118. static irqreturn_t be_msix_rx(int irq, void *dev)
  1119. {
  1120. struct be_adapter *adapter = dev;
  1121. event_handle(adapter, &adapter->rx_eq);
  1122. return IRQ_HANDLED;
  1123. }
  1124. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1125. {
  1126. struct be_adapter *adapter = dev;
  1127. event_handle(adapter, &adapter->tx_eq);
  1128. return IRQ_HANDLED;
  1129. }
  1130. static inline bool do_gro(struct be_adapter *adapter,
  1131. struct be_eth_rx_compl *rxcp)
  1132. {
  1133. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1134. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1135. if (err)
  1136. drvr_stats(adapter)->be_rxcp_err++;
  1137. return (tcp_frame && !err) ? true : false;
  1138. }
  1139. int be_poll_rx(struct napi_struct *napi, int budget)
  1140. {
  1141. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1142. struct be_adapter *adapter =
  1143. container_of(rx_eq, struct be_adapter, rx_eq);
  1144. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1145. struct be_eth_rx_compl *rxcp;
  1146. u32 work_done;
  1147. for (work_done = 0; work_done < budget; work_done++) {
  1148. rxcp = be_rx_compl_get(adapter);
  1149. if (!rxcp)
  1150. break;
  1151. if (do_gro(adapter, rxcp))
  1152. be_rx_compl_process_gro(adapter, rxcp);
  1153. else
  1154. be_rx_compl_process(adapter, rxcp);
  1155. be_rx_compl_reset(rxcp);
  1156. }
  1157. /* Refill the queue */
  1158. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1159. be_post_rx_frags(adapter);
  1160. /* All consumed */
  1161. if (work_done < budget) {
  1162. napi_complete(napi);
  1163. be_cq_notify(adapter, rx_cq->id, true, work_done);
  1164. } else {
  1165. /* More to be consumed; continue with interrupts disabled */
  1166. be_cq_notify(adapter, rx_cq->id, false, work_done);
  1167. }
  1168. return work_done;
  1169. }
  1170. void be_process_tx(struct be_adapter *adapter)
  1171. {
  1172. struct be_queue_info *txq = &adapter->tx_obj.q;
  1173. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1174. struct be_eth_tx_compl *txcp;
  1175. u32 num_cmpl = 0;
  1176. u16 end_idx;
  1177. while ((txcp = be_tx_compl_get(tx_cq))) {
  1178. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1179. wrb_index, txcp);
  1180. be_tx_compl_process(adapter, end_idx);
  1181. num_cmpl++;
  1182. }
  1183. if (num_cmpl) {
  1184. be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
  1185. /* As Tx wrbs have been freed up, wake up netdev queue if
  1186. * it was stopped due to lack of tx wrbs.
  1187. */
  1188. if (netif_queue_stopped(adapter->netdev) &&
  1189. atomic_read(&txq->used) < txq->len / 2) {
  1190. netif_wake_queue(adapter->netdev);
  1191. }
  1192. drvr_stats(adapter)->be_tx_events++;
  1193. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1194. }
  1195. }
  1196. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1197. * For TX/MCC we don't honour budget; consume everything
  1198. */
  1199. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1200. {
  1201. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1202. struct be_adapter *adapter =
  1203. container_of(tx_eq, struct be_adapter, tx_eq);
  1204. napi_complete(napi);
  1205. be_process_tx(adapter);
  1206. be_process_mcc(adapter);
  1207. return 1;
  1208. }
  1209. static void be_worker(struct work_struct *work)
  1210. {
  1211. struct be_adapter *adapter =
  1212. container_of(work, struct be_adapter, work.work);
  1213. be_cmd_get_stats(adapter, &adapter->stats.cmd);
  1214. /* Set EQ delay */
  1215. be_rx_eqd_update(adapter);
  1216. be_tx_rate_update(adapter);
  1217. be_rx_rate_update(adapter);
  1218. if (adapter->rx_post_starved) {
  1219. adapter->rx_post_starved = false;
  1220. be_post_rx_frags(adapter);
  1221. }
  1222. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1223. }
  1224. static void be_msix_enable(struct be_adapter *adapter)
  1225. {
  1226. int i, status;
  1227. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1228. adapter->msix_entries[i].entry = i;
  1229. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1230. BE_NUM_MSIX_VECTORS);
  1231. if (status == 0)
  1232. adapter->msix_enabled = true;
  1233. return;
  1234. }
  1235. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1236. {
  1237. return adapter->msix_entries[
  1238. be_evt_bit_get(adapter, eq_id)].vector;
  1239. }
  1240. static int be_request_irq(struct be_adapter *adapter,
  1241. struct be_eq_obj *eq_obj,
  1242. void *handler, char *desc)
  1243. {
  1244. struct net_device *netdev = adapter->netdev;
  1245. int vec;
  1246. sprintf(eq_obj->desc, "%s-%s", netdev->name, desc);
  1247. vec = be_msix_vec_get(adapter, eq_obj->q.id);
  1248. return request_irq(vec, handler, 0, eq_obj->desc, adapter);
  1249. }
  1250. static void be_free_irq(struct be_adapter *adapter, struct be_eq_obj *eq_obj)
  1251. {
  1252. int vec = be_msix_vec_get(adapter, eq_obj->q.id);
  1253. free_irq(vec, adapter);
  1254. }
  1255. static int be_msix_register(struct be_adapter *adapter)
  1256. {
  1257. int status;
  1258. status = be_request_irq(adapter, &adapter->tx_eq, be_msix_tx_mcc, "tx");
  1259. if (status)
  1260. goto err;
  1261. status = be_request_irq(adapter, &adapter->rx_eq, be_msix_rx, "rx");
  1262. if (status)
  1263. goto free_tx_irq;
  1264. return 0;
  1265. free_tx_irq:
  1266. be_free_irq(adapter, &adapter->tx_eq);
  1267. err:
  1268. dev_warn(&adapter->pdev->dev,
  1269. "MSIX Request IRQ failed - err %d\n", status);
  1270. pci_disable_msix(adapter->pdev);
  1271. adapter->msix_enabled = false;
  1272. return status;
  1273. }
  1274. static int be_irq_register(struct be_adapter *adapter)
  1275. {
  1276. struct net_device *netdev = adapter->netdev;
  1277. int status;
  1278. if (adapter->msix_enabled) {
  1279. status = be_msix_register(adapter);
  1280. if (status == 0)
  1281. goto done;
  1282. }
  1283. /* INTx */
  1284. netdev->irq = adapter->pdev->irq;
  1285. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1286. adapter);
  1287. if (status) {
  1288. dev_err(&adapter->pdev->dev,
  1289. "INTx request IRQ failed - err %d\n", status);
  1290. return status;
  1291. }
  1292. done:
  1293. adapter->isr_registered = true;
  1294. return 0;
  1295. }
  1296. static void be_irq_unregister(struct be_adapter *adapter)
  1297. {
  1298. struct net_device *netdev = adapter->netdev;
  1299. if (!adapter->isr_registered)
  1300. return;
  1301. /* INTx */
  1302. if (!adapter->msix_enabled) {
  1303. free_irq(netdev->irq, adapter);
  1304. goto done;
  1305. }
  1306. /* MSIx */
  1307. be_free_irq(adapter, &adapter->tx_eq);
  1308. be_free_irq(adapter, &adapter->rx_eq);
  1309. done:
  1310. adapter->isr_registered = false;
  1311. return;
  1312. }
  1313. static int be_open(struct net_device *netdev)
  1314. {
  1315. struct be_adapter *adapter = netdev_priv(netdev);
  1316. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1317. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1318. bool link_up;
  1319. int status;
  1320. /* First time posting */
  1321. be_post_rx_frags(adapter);
  1322. napi_enable(&rx_eq->napi);
  1323. napi_enable(&tx_eq->napi);
  1324. be_irq_register(adapter);
  1325. be_intr_set(adapter, true);
  1326. /* The evt queues are created in unarmed state; arm them */
  1327. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  1328. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  1329. /* Rx compl queue may be in unarmed state; rearm it */
  1330. be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
  1331. status = be_cmd_link_status_query(adapter, &link_up);
  1332. if (status)
  1333. goto ret_sts;
  1334. be_link_status_update(adapter, link_up);
  1335. status = be_vid_config(adapter);
  1336. if (status)
  1337. goto ret_sts;
  1338. status = be_cmd_set_flow_control(adapter,
  1339. adapter->tx_fc, adapter->rx_fc);
  1340. if (status)
  1341. goto ret_sts;
  1342. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1343. ret_sts:
  1344. return status;
  1345. }
  1346. static int be_setup(struct be_adapter *adapter)
  1347. {
  1348. struct net_device *netdev = adapter->netdev;
  1349. u32 cap_flags, en_flags;
  1350. int status;
  1351. cap_flags = BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_BROADCAST |
  1352. BE_IF_FLAGS_MCAST_PROMISCUOUS |
  1353. BE_IF_FLAGS_PROMISCUOUS |
  1354. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1355. en_flags = BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_BROADCAST |
  1356. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1357. status = be_cmd_if_create(adapter, cap_flags, en_flags,
  1358. netdev->dev_addr, false/* pmac_invalid */,
  1359. &adapter->if_handle, &adapter->pmac_id);
  1360. if (status != 0)
  1361. goto do_none;
  1362. status = be_tx_queues_create(adapter);
  1363. if (status != 0)
  1364. goto if_destroy;
  1365. status = be_rx_queues_create(adapter);
  1366. if (status != 0)
  1367. goto tx_qs_destroy;
  1368. status = be_mcc_queues_create(adapter);
  1369. if (status != 0)
  1370. goto rx_qs_destroy;
  1371. return 0;
  1372. rx_qs_destroy:
  1373. be_rx_queues_destroy(adapter);
  1374. tx_qs_destroy:
  1375. be_tx_queues_destroy(adapter);
  1376. if_destroy:
  1377. be_cmd_if_destroy(adapter, adapter->if_handle);
  1378. do_none:
  1379. return status;
  1380. }
  1381. static int be_clear(struct be_adapter *adapter)
  1382. {
  1383. be_mcc_queues_destroy(adapter);
  1384. be_rx_queues_destroy(adapter);
  1385. be_tx_queues_destroy(adapter);
  1386. be_cmd_if_destroy(adapter, adapter->if_handle);
  1387. return 0;
  1388. }
  1389. static int be_close(struct net_device *netdev)
  1390. {
  1391. struct be_adapter *adapter = netdev_priv(netdev);
  1392. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1393. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1394. int vec;
  1395. cancel_delayed_work_sync(&adapter->work);
  1396. netif_stop_queue(netdev);
  1397. netif_carrier_off(netdev);
  1398. adapter->link_up = false;
  1399. be_intr_set(adapter, false);
  1400. if (adapter->msix_enabled) {
  1401. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1402. synchronize_irq(vec);
  1403. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1404. synchronize_irq(vec);
  1405. } else {
  1406. synchronize_irq(netdev->irq);
  1407. }
  1408. be_irq_unregister(adapter);
  1409. napi_disable(&rx_eq->napi);
  1410. napi_disable(&tx_eq->napi);
  1411. /* Wait for all pending tx completions to arrive so that
  1412. * all tx skbs are freed.
  1413. */
  1414. be_tx_compl_clean(adapter);
  1415. return 0;
  1416. }
  1417. #define FW_FILE_HDR_SIGN "ServerEngines Corp. "
  1418. char flash_cookie[2][16] = {"*** SE FLAS",
  1419. "H DIRECTORY *** "};
  1420. static int be_flash_image(struct be_adapter *adapter,
  1421. const struct firmware *fw,
  1422. struct be_dma_mem *flash_cmd, u32 flash_type)
  1423. {
  1424. int status;
  1425. u32 flash_op, image_offset = 0, total_bytes, image_size = 0;
  1426. int num_bytes;
  1427. const u8 *p = fw->data;
  1428. struct be_cmd_write_flashrom *req = flash_cmd->va;
  1429. switch (flash_type) {
  1430. case FLASHROM_TYPE_ISCSI_ACTIVE:
  1431. image_offset = FLASH_iSCSI_PRIMARY_IMAGE_START;
  1432. image_size = FLASH_IMAGE_MAX_SIZE;
  1433. break;
  1434. case FLASHROM_TYPE_ISCSI_BACKUP:
  1435. image_offset = FLASH_iSCSI_BACKUP_IMAGE_START;
  1436. image_size = FLASH_IMAGE_MAX_SIZE;
  1437. break;
  1438. case FLASHROM_TYPE_FCOE_FW_ACTIVE:
  1439. image_offset = FLASH_FCoE_PRIMARY_IMAGE_START;
  1440. image_size = FLASH_IMAGE_MAX_SIZE;
  1441. break;
  1442. case FLASHROM_TYPE_FCOE_FW_BACKUP:
  1443. image_offset = FLASH_FCoE_BACKUP_IMAGE_START;
  1444. image_size = FLASH_IMAGE_MAX_SIZE;
  1445. break;
  1446. case FLASHROM_TYPE_BIOS:
  1447. image_offset = FLASH_iSCSI_BIOS_START;
  1448. image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
  1449. break;
  1450. case FLASHROM_TYPE_FCOE_BIOS:
  1451. image_offset = FLASH_FCoE_BIOS_START;
  1452. image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
  1453. break;
  1454. case FLASHROM_TYPE_PXE_BIOS:
  1455. image_offset = FLASH_PXE_BIOS_START;
  1456. image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
  1457. break;
  1458. default:
  1459. return 0;
  1460. }
  1461. p += sizeof(struct flash_file_hdr) + image_offset;
  1462. if (p + image_size > fw->data + fw->size)
  1463. return -1;
  1464. total_bytes = image_size;
  1465. while (total_bytes) {
  1466. if (total_bytes > 32*1024)
  1467. num_bytes = 32*1024;
  1468. else
  1469. num_bytes = total_bytes;
  1470. total_bytes -= num_bytes;
  1471. if (!total_bytes)
  1472. flash_op = FLASHROM_OPER_FLASH;
  1473. else
  1474. flash_op = FLASHROM_OPER_SAVE;
  1475. memcpy(req->params.data_buf, p, num_bytes);
  1476. p += num_bytes;
  1477. status = be_cmd_write_flashrom(adapter, flash_cmd,
  1478. flash_type, flash_op, num_bytes);
  1479. if (status) {
  1480. dev_err(&adapter->pdev->dev,
  1481. "cmd to write to flash rom failed. type/op %d/%d\n",
  1482. flash_type, flash_op);
  1483. return -1;
  1484. }
  1485. yield();
  1486. }
  1487. return 0;
  1488. }
  1489. int be_load_fw(struct be_adapter *adapter, u8 *func)
  1490. {
  1491. char fw_file[ETHTOOL_FLASH_MAX_FILENAME];
  1492. const struct firmware *fw;
  1493. struct flash_file_hdr *fhdr;
  1494. struct flash_section_info *fsec = NULL;
  1495. struct be_dma_mem flash_cmd;
  1496. int status;
  1497. const u8 *p;
  1498. bool entry_found = false;
  1499. int flash_type;
  1500. char fw_ver[FW_VER_LEN];
  1501. char fw_cfg;
  1502. status = be_cmd_get_fw_ver(adapter, fw_ver);
  1503. if (status)
  1504. return status;
  1505. fw_cfg = *(fw_ver + 2);
  1506. if (fw_cfg == '0')
  1507. fw_cfg = '1';
  1508. strcpy(fw_file, func);
  1509. status = request_firmware(&fw, fw_file, &adapter->pdev->dev);
  1510. if (status)
  1511. goto fw_exit;
  1512. p = fw->data;
  1513. fhdr = (struct flash_file_hdr *) p;
  1514. if (memcmp(fhdr->sign, FW_FILE_HDR_SIGN, strlen(FW_FILE_HDR_SIGN))) {
  1515. dev_err(&adapter->pdev->dev,
  1516. "Firmware(%s) load error (signature did not match)\n",
  1517. fw_file);
  1518. status = -1;
  1519. goto fw_exit;
  1520. }
  1521. dev_info(&adapter->pdev->dev, "Flashing firmware file %s\n", fw_file);
  1522. p += sizeof(struct flash_file_hdr);
  1523. while (p < (fw->data + fw->size)) {
  1524. fsec = (struct flash_section_info *)p;
  1525. if (!memcmp(flash_cookie, fsec->cookie, sizeof(flash_cookie))) {
  1526. entry_found = true;
  1527. break;
  1528. }
  1529. p += 32;
  1530. }
  1531. if (!entry_found) {
  1532. status = -1;
  1533. dev_err(&adapter->pdev->dev,
  1534. "Flash cookie not found in firmware image\n");
  1535. goto fw_exit;
  1536. }
  1537. flash_cmd.size = sizeof(struct be_cmd_write_flashrom) + 32*1024;
  1538. flash_cmd.va = pci_alloc_consistent(adapter->pdev, flash_cmd.size,
  1539. &flash_cmd.dma);
  1540. if (!flash_cmd.va) {
  1541. status = -ENOMEM;
  1542. dev_err(&adapter->pdev->dev,
  1543. "Memory allocation failure while flashing\n");
  1544. goto fw_exit;
  1545. }
  1546. for (flash_type = FLASHROM_TYPE_ISCSI_ACTIVE;
  1547. flash_type <= FLASHROM_TYPE_FCOE_FW_BACKUP; flash_type++) {
  1548. status = be_flash_image(adapter, fw, &flash_cmd,
  1549. flash_type);
  1550. if (status)
  1551. break;
  1552. }
  1553. pci_free_consistent(adapter->pdev, flash_cmd.size, flash_cmd.va,
  1554. flash_cmd.dma);
  1555. if (status) {
  1556. dev_err(&adapter->pdev->dev, "Firmware load error\n");
  1557. goto fw_exit;
  1558. }
  1559. dev_info(&adapter->pdev->dev, "Firmware flashed succesfully\n");
  1560. fw_exit:
  1561. release_firmware(fw);
  1562. return status;
  1563. }
  1564. static struct net_device_ops be_netdev_ops = {
  1565. .ndo_open = be_open,
  1566. .ndo_stop = be_close,
  1567. .ndo_start_xmit = be_xmit,
  1568. .ndo_get_stats = be_get_stats,
  1569. .ndo_set_rx_mode = be_set_multicast_list,
  1570. .ndo_set_mac_address = be_mac_addr_set,
  1571. .ndo_change_mtu = be_change_mtu,
  1572. .ndo_validate_addr = eth_validate_addr,
  1573. .ndo_vlan_rx_register = be_vlan_register,
  1574. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1575. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1576. };
  1577. static void be_netdev_init(struct net_device *netdev)
  1578. {
  1579. struct be_adapter *adapter = netdev_priv(netdev);
  1580. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1581. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_HW_CSUM |
  1582. NETIF_F_GRO;
  1583. netdev->flags |= IFF_MULTICAST;
  1584. adapter->rx_csum = true;
  1585. /* Default settings for Rx and Tx flow control */
  1586. adapter->rx_fc = true;
  1587. adapter->tx_fc = true;
  1588. netif_set_gso_max_size(netdev, 65535);
  1589. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1590. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1591. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1592. BE_NAPI_WEIGHT);
  1593. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1594. BE_NAPI_WEIGHT);
  1595. netif_carrier_off(netdev);
  1596. netif_stop_queue(netdev);
  1597. }
  1598. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1599. {
  1600. if (adapter->csr)
  1601. iounmap(adapter->csr);
  1602. if (adapter->db)
  1603. iounmap(adapter->db);
  1604. if (adapter->pcicfg)
  1605. iounmap(adapter->pcicfg);
  1606. }
  1607. static int be_map_pci_bars(struct be_adapter *adapter)
  1608. {
  1609. u8 __iomem *addr;
  1610. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1611. pci_resource_len(adapter->pdev, 2));
  1612. if (addr == NULL)
  1613. return -ENOMEM;
  1614. adapter->csr = addr;
  1615. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1616. 128 * 1024);
  1617. if (addr == NULL)
  1618. goto pci_map_err;
  1619. adapter->db = addr;
  1620. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1621. pci_resource_len(adapter->pdev, 1));
  1622. if (addr == NULL)
  1623. goto pci_map_err;
  1624. adapter->pcicfg = addr;
  1625. return 0;
  1626. pci_map_err:
  1627. be_unmap_pci_bars(adapter);
  1628. return -ENOMEM;
  1629. }
  1630. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1631. {
  1632. struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
  1633. be_unmap_pci_bars(adapter);
  1634. if (mem->va)
  1635. pci_free_consistent(adapter->pdev, mem->size,
  1636. mem->va, mem->dma);
  1637. }
  1638. static int be_ctrl_init(struct be_adapter *adapter)
  1639. {
  1640. struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
  1641. struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
  1642. int status;
  1643. status = be_map_pci_bars(adapter);
  1644. if (status)
  1645. return status;
  1646. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1647. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1648. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1649. if (!mbox_mem_alloc->va) {
  1650. be_unmap_pci_bars(adapter);
  1651. return -1;
  1652. }
  1653. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1654. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1655. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1656. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1657. spin_lock_init(&adapter->mbox_lock);
  1658. spin_lock_init(&adapter->mcc_lock);
  1659. spin_lock_init(&adapter->mcc_cq_lock);
  1660. return 0;
  1661. }
  1662. static void be_stats_cleanup(struct be_adapter *adapter)
  1663. {
  1664. struct be_stats_obj *stats = &adapter->stats;
  1665. struct be_dma_mem *cmd = &stats->cmd;
  1666. if (cmd->va)
  1667. pci_free_consistent(adapter->pdev, cmd->size,
  1668. cmd->va, cmd->dma);
  1669. }
  1670. static int be_stats_init(struct be_adapter *adapter)
  1671. {
  1672. struct be_stats_obj *stats = &adapter->stats;
  1673. struct be_dma_mem *cmd = &stats->cmd;
  1674. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1675. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1676. if (cmd->va == NULL)
  1677. return -1;
  1678. return 0;
  1679. }
  1680. static void __devexit be_remove(struct pci_dev *pdev)
  1681. {
  1682. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1683. if (!adapter)
  1684. return;
  1685. unregister_netdev(adapter->netdev);
  1686. be_clear(adapter);
  1687. be_stats_cleanup(adapter);
  1688. be_ctrl_cleanup(adapter);
  1689. if (adapter->msix_enabled) {
  1690. pci_disable_msix(adapter->pdev);
  1691. adapter->msix_enabled = false;
  1692. }
  1693. pci_set_drvdata(pdev, NULL);
  1694. pci_release_regions(pdev);
  1695. pci_disable_device(pdev);
  1696. free_netdev(adapter->netdev);
  1697. }
  1698. static int be_hw_up(struct be_adapter *adapter)
  1699. {
  1700. int status;
  1701. status = be_cmd_POST(adapter);
  1702. if (status)
  1703. return status;
  1704. status = be_cmd_reset_function(adapter);
  1705. if (status)
  1706. return status;
  1707. status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
  1708. if (status)
  1709. return status;
  1710. status = be_cmd_query_fw_cfg(adapter,
  1711. &adapter->port_num, &adapter->cap);
  1712. return status;
  1713. }
  1714. static int __devinit be_probe(struct pci_dev *pdev,
  1715. const struct pci_device_id *pdev_id)
  1716. {
  1717. int status = 0;
  1718. struct be_adapter *adapter;
  1719. struct net_device *netdev;
  1720. u8 mac[ETH_ALEN];
  1721. status = pci_enable_device(pdev);
  1722. if (status)
  1723. goto do_none;
  1724. status = pci_request_regions(pdev, DRV_NAME);
  1725. if (status)
  1726. goto disable_dev;
  1727. pci_set_master(pdev);
  1728. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1729. if (netdev == NULL) {
  1730. status = -ENOMEM;
  1731. goto rel_reg;
  1732. }
  1733. adapter = netdev_priv(netdev);
  1734. adapter->pdev = pdev;
  1735. pci_set_drvdata(pdev, adapter);
  1736. adapter->netdev = netdev;
  1737. be_msix_enable(adapter);
  1738. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1739. if (!status) {
  1740. netdev->features |= NETIF_F_HIGHDMA;
  1741. } else {
  1742. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1743. if (status) {
  1744. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1745. goto free_netdev;
  1746. }
  1747. }
  1748. status = be_ctrl_init(adapter);
  1749. if (status)
  1750. goto free_netdev;
  1751. status = be_stats_init(adapter);
  1752. if (status)
  1753. goto ctrl_clean;
  1754. status = be_hw_up(adapter);
  1755. if (status)
  1756. goto stats_clean;
  1757. status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
  1758. true /* permanent */, 0);
  1759. if (status)
  1760. goto stats_clean;
  1761. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1762. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1763. be_netdev_init(netdev);
  1764. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1765. status = be_setup(adapter);
  1766. if (status)
  1767. goto stats_clean;
  1768. status = register_netdev(netdev);
  1769. if (status != 0)
  1770. goto unsetup;
  1771. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1772. return 0;
  1773. unsetup:
  1774. be_clear(adapter);
  1775. stats_clean:
  1776. be_stats_cleanup(adapter);
  1777. ctrl_clean:
  1778. be_ctrl_cleanup(adapter);
  1779. free_netdev:
  1780. free_netdev(adapter->netdev);
  1781. rel_reg:
  1782. pci_release_regions(pdev);
  1783. disable_dev:
  1784. pci_disable_device(pdev);
  1785. do_none:
  1786. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1787. return status;
  1788. }
  1789. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1790. {
  1791. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1792. struct net_device *netdev = adapter->netdev;
  1793. netif_device_detach(netdev);
  1794. if (netif_running(netdev)) {
  1795. rtnl_lock();
  1796. be_close(netdev);
  1797. rtnl_unlock();
  1798. }
  1799. be_cmd_get_flow_control(adapter, &adapter->tx_fc, &adapter->rx_fc);
  1800. be_clear(adapter);
  1801. pci_save_state(pdev);
  1802. pci_disable_device(pdev);
  1803. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1804. return 0;
  1805. }
  1806. static int be_resume(struct pci_dev *pdev)
  1807. {
  1808. int status = 0;
  1809. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1810. struct net_device *netdev = adapter->netdev;
  1811. netif_device_detach(netdev);
  1812. status = pci_enable_device(pdev);
  1813. if (status)
  1814. return status;
  1815. pci_set_power_state(pdev, 0);
  1816. pci_restore_state(pdev);
  1817. be_setup(adapter);
  1818. if (netif_running(netdev)) {
  1819. rtnl_lock();
  1820. be_open(netdev);
  1821. rtnl_unlock();
  1822. }
  1823. netif_device_attach(netdev);
  1824. return 0;
  1825. }
  1826. static struct pci_driver be_driver = {
  1827. .name = DRV_NAME,
  1828. .id_table = be_dev_ids,
  1829. .probe = be_probe,
  1830. .remove = be_remove,
  1831. .suspend = be_suspend,
  1832. .resume = be_resume
  1833. };
  1834. static int __init be_init_module(void)
  1835. {
  1836. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1837. && rx_frag_size != 2048) {
  1838. printk(KERN_WARNING DRV_NAME
  1839. " : Module param rx_frag_size must be 2048/4096/8192."
  1840. " Using 2048\n");
  1841. rx_frag_size = 2048;
  1842. }
  1843. return pci_register_driver(&be_driver);
  1844. }
  1845. module_init(be_init_module);
  1846. static void __exit be_exit_module(void)
  1847. {
  1848. pci_unregister_driver(&be_driver);
  1849. }
  1850. module_exit(be_exit_module);