pcm038.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338
  1. /*
  2. * Copyright 2007 Robert Schwebel <r.schwebel@pengutronix.de>, Pengutronix
  3. * Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  17. * MA 02110-1301, USA.
  18. */
  19. #include <linux/i2c.h>
  20. #include <linux/i2c/at24.h>
  21. #include <linux/io.h>
  22. #include <linux/mtd/plat-ram.h>
  23. #include <linux/mtd/physmap.h>
  24. #include <linux/platform_device.h>
  25. #include <linux/regulator/machine.h>
  26. #include <linux/mfd/mc13783.h>
  27. #include <linux/spi/spi.h>
  28. #include <linux/irq.h>
  29. #include <asm/mach-types.h>
  30. #include <asm/mach/arch.h>
  31. #include <asm/mach/time.h>
  32. #include <mach/board-pcm038.h>
  33. #include <mach/common.h>
  34. #include <mach/hardware.h>
  35. #include <mach/i2c.h>
  36. #include <mach/iomux.h>
  37. #include <mach/imx-uart.h>
  38. #include <mach/mxc_nand.h>
  39. #include <mach/spi.h>
  40. #include "devices.h"
  41. static int pcm038_pins[] = {
  42. /* UART1 */
  43. PE12_PF_UART1_TXD,
  44. PE13_PF_UART1_RXD,
  45. PE14_PF_UART1_CTS,
  46. PE15_PF_UART1_RTS,
  47. /* UART2 */
  48. PE3_PF_UART2_CTS,
  49. PE4_PF_UART2_RTS,
  50. PE6_PF_UART2_TXD,
  51. PE7_PF_UART2_RXD,
  52. /* UART3 */
  53. PE8_PF_UART3_TXD,
  54. PE9_PF_UART3_RXD,
  55. PE10_PF_UART3_CTS,
  56. PE11_PF_UART3_RTS,
  57. /* FEC */
  58. PD0_AIN_FEC_TXD0,
  59. PD1_AIN_FEC_TXD1,
  60. PD2_AIN_FEC_TXD2,
  61. PD3_AIN_FEC_TXD3,
  62. PD4_AOUT_FEC_RX_ER,
  63. PD5_AOUT_FEC_RXD1,
  64. PD6_AOUT_FEC_RXD2,
  65. PD7_AOUT_FEC_RXD3,
  66. PD8_AF_FEC_MDIO,
  67. PD9_AIN_FEC_MDC,
  68. PD10_AOUT_FEC_CRS,
  69. PD11_AOUT_FEC_TX_CLK,
  70. PD12_AOUT_FEC_RXD0,
  71. PD13_AOUT_FEC_RX_DV,
  72. PD14_AOUT_FEC_RX_CLK,
  73. PD15_AOUT_FEC_COL,
  74. PD16_AIN_FEC_TX_ER,
  75. PF23_AIN_FEC_TX_EN,
  76. /* I2C2 */
  77. PC5_PF_I2C2_SDA,
  78. PC6_PF_I2C2_SCL,
  79. /* SPI1 */
  80. PD25_PF_CSPI1_RDY,
  81. PD29_PF_CSPI1_SCLK,
  82. PD30_PF_CSPI1_MISO,
  83. PD31_PF_CSPI1_MOSI,
  84. /* SSI1 */
  85. PC20_PF_SSI1_FS,
  86. PC21_PF_SSI1_RXD,
  87. PC22_PF_SSI1_TXD,
  88. PC23_PF_SSI1_CLK,
  89. /* SSI4 */
  90. PC16_PF_SSI4_FS,
  91. PC17_PF_SSI4_RXD,
  92. PC18_PF_SSI4_TXD,
  93. PC19_PF_SSI4_CLK,
  94. };
  95. /*
  96. * Phytec's PCM038 comes with 2MiB battery buffered SRAM,
  97. * 16 bit width
  98. */
  99. static struct platdata_mtd_ram pcm038_sram_data = {
  100. .bankwidth = 2,
  101. };
  102. static struct resource pcm038_sram_resource = {
  103. .start = CS1_BASE_ADDR,
  104. .end = CS1_BASE_ADDR + 512 * 1024 - 1,
  105. .flags = IORESOURCE_MEM,
  106. };
  107. static struct platform_device pcm038_sram_mtd_device = {
  108. .name = "mtd-ram",
  109. .id = 0,
  110. .dev = {
  111. .platform_data = &pcm038_sram_data,
  112. },
  113. .num_resources = 1,
  114. .resource = &pcm038_sram_resource,
  115. };
  116. /*
  117. * Phytec's phyCORE-i.MX27 comes with 32MiB flash,
  118. * 16 bit width
  119. */
  120. static struct physmap_flash_data pcm038_flash_data = {
  121. .width = 2,
  122. };
  123. static struct resource pcm038_flash_resource = {
  124. .start = 0xc0000000,
  125. .end = 0xc1ffffff,
  126. .flags = IORESOURCE_MEM,
  127. };
  128. static struct platform_device pcm038_nor_mtd_device = {
  129. .name = "physmap-flash",
  130. .id = 0,
  131. .dev = {
  132. .platform_data = &pcm038_flash_data,
  133. },
  134. .num_resources = 1,
  135. .resource = &pcm038_flash_resource,
  136. };
  137. static struct imxuart_platform_data uart_pdata[] = {
  138. {
  139. .flags = IMXUART_HAVE_RTSCTS,
  140. }, {
  141. .flags = IMXUART_HAVE_RTSCTS,
  142. }, {
  143. .flags = IMXUART_HAVE_RTSCTS,
  144. },
  145. };
  146. static struct mxc_nand_platform_data pcm038_nand_board_info = {
  147. .width = 1,
  148. .hw_ecc = 1,
  149. };
  150. static struct platform_device *platform_devices[] __initdata = {
  151. &pcm038_nor_mtd_device,
  152. &mxc_w1_master_device,
  153. &mxc_fec_device,
  154. &pcm038_sram_mtd_device,
  155. };
  156. /* On pcm038 there's a sram attached to CS1, we enable the chipselect here and
  157. * setup other stuffs to access the sram. */
  158. static void __init pcm038_init_sram(void)
  159. {
  160. __raw_writel(0x0000d843, CSCR_U(1));
  161. __raw_writel(0x22252521, CSCR_L(1));
  162. __raw_writel(0x22220a00, CSCR_A(1));
  163. }
  164. static struct imxi2c_platform_data pcm038_i2c_1_data = {
  165. .bitrate = 100000,
  166. };
  167. static struct at24_platform_data board_eeprom = {
  168. .byte_len = 4096,
  169. .page_size = 32,
  170. .flags = AT24_FLAG_ADDR16,
  171. };
  172. static struct i2c_board_info pcm038_i2c_devices[] = {
  173. {
  174. I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */
  175. .platform_data = &board_eeprom,
  176. }, {
  177. I2C_BOARD_INFO("pcf8563", 0x51),
  178. }, {
  179. I2C_BOARD_INFO("lm75", 0x4a),
  180. }
  181. };
  182. static int pcm038_spi_cs[] = {GPIO_PORTD + 28};
  183. static struct spi_imx_master pcm038_spi_0_data = {
  184. .chipselect = pcm038_spi_cs,
  185. .num_chipselect = ARRAY_SIZE(pcm038_spi_cs),
  186. };
  187. static struct regulator_consumer_supply sdhc1_consumers[] = {
  188. {
  189. .dev = &mxc_sdhc_device1.dev,
  190. .supply = "sdhc_vcc",
  191. },
  192. };
  193. static struct regulator_init_data sdhc1_data = {
  194. .constraints = {
  195. .min_uV = 3000000,
  196. .max_uV = 3400000,
  197. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
  198. REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
  199. .valid_modes_mask = REGULATOR_MODE_NORMAL |
  200. REGULATOR_MODE_FAST,
  201. .always_on = 0,
  202. .boot_on = 0,
  203. },
  204. .num_consumer_supplies = ARRAY_SIZE(sdhc1_consumers),
  205. .consumer_supplies = sdhc1_consumers,
  206. };
  207. static struct regulator_consumer_supply cam_consumers[] = {
  208. {
  209. .dev = NULL,
  210. .supply = "imx_cam_vcc",
  211. },
  212. };
  213. static struct regulator_init_data cam_data = {
  214. .constraints = {
  215. .min_uV = 3000000,
  216. .max_uV = 3400000,
  217. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE |
  218. REGULATOR_CHANGE_MODE | REGULATOR_CHANGE_STATUS,
  219. .valid_modes_mask = REGULATOR_MODE_NORMAL |
  220. REGULATOR_MODE_FAST,
  221. .always_on = 0,
  222. .boot_on = 0,
  223. },
  224. .num_consumer_supplies = ARRAY_SIZE(cam_consumers),
  225. .consumer_supplies = cam_consumers,
  226. };
  227. struct mc13783_regulator_init_data pcm038_regulators[] = {
  228. {
  229. .id = MC13783_REGU_VCAM,
  230. .init_data = &cam_data,
  231. }, {
  232. .id = MC13783_REGU_VMMC1,
  233. .init_data = &sdhc1_data,
  234. },
  235. };
  236. static struct mc13783_platform_data pcm038_pmic = {
  237. .regulators = pcm038_regulators,
  238. .num_regulators = ARRAY_SIZE(pcm038_regulators),
  239. .flags = MC13783_USE_ADC | MC13783_USE_REGULATOR |
  240. MC13783_USE_TOUCHSCREEN,
  241. };
  242. static struct spi_board_info pcm038_spi_board_info[] __initdata = {
  243. {
  244. .modalias = "mc13783",
  245. .irq = IRQ_GPIOB(23),
  246. .max_speed_hz = 300000,
  247. .bus_num = 0,
  248. .chip_select = 0,
  249. .platform_data = &pcm038_pmic,
  250. .mode = SPI_CS_HIGH,
  251. }
  252. };
  253. static void __init pcm038_init(void)
  254. {
  255. mxc_gpio_setup_multiple_pins(pcm038_pins, ARRAY_SIZE(pcm038_pins),
  256. "PCM038");
  257. pcm038_init_sram();
  258. mxc_register_device(&mxc_uart_device0, &uart_pdata[0]);
  259. mxc_register_device(&mxc_uart_device1, &uart_pdata[1]);
  260. mxc_register_device(&mxc_uart_device2, &uart_pdata[2]);
  261. mxc_gpio_mode(PE16_AF_OWIRE);
  262. mxc_register_device(&mxc_nand_device, &pcm038_nand_board_info);
  263. /* only the i2c master 1 is used on this CPU card */
  264. i2c_register_board_info(1, pcm038_i2c_devices,
  265. ARRAY_SIZE(pcm038_i2c_devices));
  266. mxc_register_device(&mxc_i2c_device1, &pcm038_i2c_1_data);
  267. /* PE18 for user-LED D40 */
  268. mxc_gpio_mode(GPIO_PORTE | 18 | GPIO_GPIO | GPIO_OUT);
  269. mxc_gpio_mode(GPIO_PORTD | 28 | GPIO_GPIO | GPIO_OUT);
  270. /* MC13783 IRQ */
  271. mxc_gpio_mode(GPIO_PORTB | 23 | GPIO_GPIO | GPIO_IN);
  272. mxc_register_device(&mxc_spi_device0, &pcm038_spi_0_data);
  273. spi_register_board_info(pcm038_spi_board_info,
  274. ARRAY_SIZE(pcm038_spi_board_info));
  275. platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
  276. #ifdef CONFIG_MACH_PCM970_BASEBOARD
  277. pcm970_baseboard_init();
  278. #endif
  279. }
  280. static void __init pcm038_timer_init(void)
  281. {
  282. mx27_clocks_init(26000000);
  283. }
  284. static struct sys_timer pcm038_timer = {
  285. .init = pcm038_timer_init,
  286. };
  287. MACHINE_START(PCM038, "phyCORE-i.MX27")
  288. .phys_io = AIPI_BASE_ADDR,
  289. .io_pg_offst = ((AIPI_BASE_ADDR_VIRT) >> 18) & 0xfffc,
  290. .boot_params = PHYS_OFFSET + 0x100,
  291. .map_io = mx27_map_io,
  292. .init_irq = mx27_init_irq,
  293. .init_machine = pcm038_init,
  294. .timer = &pcm038_timer,
  295. MACHINE_END