cpu.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. /*
  2. * arch/arm/mach-at91/include/mach/cpu.h
  3. *
  4. * Copyright (C) 2006 SAN People
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. */
  12. #ifndef __ASM_ARCH_CPU_H
  13. #define __ASM_ARCH_CPU_H
  14. #include <mach/hardware.h>
  15. #include <mach/at91_dbgu.h>
  16. #define ARCH_ID_AT91RM9200 0x09290780
  17. #define ARCH_ID_AT91SAM9260 0x019803a0
  18. #define ARCH_ID_AT91SAM9261 0x019703a0
  19. #define ARCH_ID_AT91SAM9263 0x019607a0
  20. #define ARCH_ID_AT91SAM9G10 0x819903a0
  21. #define ARCH_ID_AT91SAM9G20 0x019905a0
  22. #define ARCH_ID_AT91SAM9RL64 0x019b03a0
  23. #define ARCH_ID_AT91SAM9G45 0x819b05a0
  24. #define ARCH_ID_AT91SAM9G45MRL 0x819b05a2 /* aka 9G45-ES2 & non ES lots */
  25. #define ARCH_ID_AT91SAM9G45ES 0x819b05a1 /* 9G45-ES (Engineering Sample) */
  26. #define ARCH_ID_AT91CAP9 0x039A03A0
  27. #define ARCH_ID_AT91SAM9XE128 0x329973a0
  28. #define ARCH_ID_AT91SAM9XE256 0x329a93a0
  29. #define ARCH_ID_AT91SAM9XE512 0x329aa3a0
  30. #define ARCH_ID_AT91M40800 0x14080044
  31. #define ARCH_ID_AT91R40807 0x44080746
  32. #define ARCH_ID_AT91M40807 0x14080745
  33. #define ARCH_ID_AT91R40008 0x44000840
  34. static inline unsigned long at91_cpu_identify(void)
  35. {
  36. return (at91_sys_read(AT91_DBGU_CIDR) & ~AT91_CIDR_VERSION);
  37. }
  38. static inline unsigned long at91_cpu_fully_identify(void)
  39. {
  40. return at91_sys_read(AT91_DBGU_CIDR);
  41. }
  42. #define ARCH_EXID_AT91SAM9M11 0x00000001
  43. #define ARCH_EXID_AT91SAM9M10 0x00000002
  44. #define ARCH_EXID_AT91SAM9G45 0x00000004
  45. static inline unsigned long at91_exid_identify(void)
  46. {
  47. return at91_sys_read(AT91_DBGU_EXID);
  48. }
  49. #define ARCH_FAMILY_AT91X92 0x09200000
  50. #define ARCH_FAMILY_AT91SAM9 0x01900000
  51. #define ARCH_FAMILY_AT91SAM9XE 0x02900000
  52. static inline unsigned long at91_arch_identify(void)
  53. {
  54. return (at91_sys_read(AT91_DBGU_CIDR) & AT91_CIDR_ARCH);
  55. }
  56. #ifdef CONFIG_ARCH_AT91CAP9
  57. #include <mach/at91_pmc.h>
  58. #define ARCH_REVISION_CAP9_B 0x399
  59. #define ARCH_REVISION_CAP9_C 0x601
  60. static inline unsigned long at91cap9_rev_identify(void)
  61. {
  62. return (at91_sys_read(AT91_PMC_VER));
  63. }
  64. #endif
  65. #ifdef CONFIG_ARCH_AT91RM9200
  66. #define cpu_is_at91rm9200() (at91_cpu_identify() == ARCH_ID_AT91RM9200)
  67. #else
  68. #define cpu_is_at91rm9200() (0)
  69. #endif
  70. #ifdef CONFIG_ARCH_AT91SAM9260
  71. #define cpu_is_at91sam9xe() (at91_arch_identify() == ARCH_FAMILY_AT91SAM9XE)
  72. #define cpu_is_at91sam9260() ((at91_cpu_identify() == ARCH_ID_AT91SAM9260) || cpu_is_at91sam9xe())
  73. #else
  74. #define cpu_is_at91sam9xe() (0)
  75. #define cpu_is_at91sam9260() (0)
  76. #endif
  77. #ifdef CONFIG_ARCH_AT91SAM9G20
  78. #define cpu_is_at91sam9g20() (at91_cpu_identify() == ARCH_ID_AT91SAM9G20)
  79. #else
  80. #define cpu_is_at91sam9g20() (0)
  81. #endif
  82. #ifdef CONFIG_ARCH_AT91SAM9261
  83. #define cpu_is_at91sam9261() (at91_cpu_identify() == ARCH_ID_AT91SAM9261)
  84. #else
  85. #define cpu_is_at91sam9261() (0)
  86. #endif
  87. #ifdef CONFIG_ARCH_AT91SAM9G10
  88. #define cpu_is_at91sam9g10() (at91_cpu_identify() == ARCH_ID_AT91SAM9G10)
  89. #else
  90. #define cpu_is_at91sam9g10() (0)
  91. #endif
  92. #ifdef CONFIG_ARCH_AT91SAM9263
  93. #define cpu_is_at91sam9263() (at91_cpu_identify() == ARCH_ID_AT91SAM9263)
  94. #else
  95. #define cpu_is_at91sam9263() (0)
  96. #endif
  97. #ifdef CONFIG_ARCH_AT91SAM9RL
  98. #define cpu_is_at91sam9rl() (at91_cpu_identify() == ARCH_ID_AT91SAM9RL64)
  99. #else
  100. #define cpu_is_at91sam9rl() (0)
  101. #endif
  102. #ifdef CONFIG_ARCH_AT91SAM9G45
  103. #define cpu_is_at91sam9g45() (at91_cpu_identify() == ARCH_ID_AT91SAM9G45)
  104. #define cpu_is_at91sam9g45es() (at91_cpu_fully_identify() == ARCH_ID_AT91SAM9G45ES)
  105. #else
  106. #define cpu_is_at91sam9g45() (0)
  107. #define cpu_is_at91sam9g45es() (0)
  108. #endif
  109. #ifdef CONFIG_ARCH_AT91CAP9
  110. #define cpu_is_at91cap9() (at91_cpu_identify() == ARCH_ID_AT91CAP9)
  111. #define cpu_is_at91cap9_revB() (at91cap9_rev_identify() == ARCH_REVISION_CAP9_B)
  112. #define cpu_is_at91cap9_revC() (at91cap9_rev_identify() == ARCH_REVISION_CAP9_C)
  113. #else
  114. #define cpu_is_at91cap9() (0)
  115. #define cpu_is_at91cap9_revB() (0)
  116. #define cpu_is_at91cap9_revC() (0)
  117. #endif
  118. /*
  119. * Since this is ARM, we will never run on any AVR32 CPU. But these
  120. * definitions may reduce clutter in common drivers.
  121. */
  122. #define cpu_is_at32ap7000() (0)
  123. #endif