dm9000.c 28 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218
  1. /*
  2. * dm9000.c: Version 1.2 03/18/2003
  3. *
  4. * A Davicom DM9000 ISA NIC fast Ethernet driver for Linux.
  5. * Copyright (C) 1997 Sten Wang
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version 2
  10. * of the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * (C)Copyright 1997-1998 DAVICOM Semiconductor,Inc. All Rights Reserved.
  18. *
  19. * V0.11 06/20/2001 REG_0A bit3=1, default enable BP with DA match
  20. * 06/22/2001 Support DM9801 progrmming
  21. * E3: R25 = ((R24 + NF) & 0x00ff) | 0xf000
  22. * E4: R25 = ((R24 + NF) & 0x00ff) | 0xc200
  23. * R17 = (R17 & 0xfff0) | NF + 3
  24. * E5: R25 = ((R24 + NF - 3) & 0x00ff) | 0xc200
  25. * R17 = (R17 & 0xfff0) | NF
  26. *
  27. * v1.00 modify by simon 2001.9.5
  28. * change for kernel 2.4.x
  29. *
  30. * v1.1 11/09/2001 fix force mode bug
  31. *
  32. * v1.2 03/18/2003 Weilun Huang <weilun_huang@davicom.com.tw>:
  33. * Fixed phy reset.
  34. * Added tx/rx 32 bit mode.
  35. * Cleaned up for kernel merge.
  36. *
  37. * 03/03/2004 Sascha Hauer <s.hauer@pengutronix.de>
  38. * Port to 2.6 kernel
  39. *
  40. * 24-Sep-2004 Ben Dooks <ben@simtec.co.uk>
  41. * Cleanup of code to remove ifdefs
  42. * Allowed platform device data to influence access width
  43. * Reformatting areas of code
  44. *
  45. * 17-Mar-2005 Sascha Hauer <s.hauer@pengutronix.de>
  46. * * removed 2.4 style module parameters
  47. * * removed removed unused stat counter and fixed
  48. * net_device_stats
  49. * * introduced tx_timeout function
  50. * * reworked locking
  51. *
  52. * 01-Jul-2005 Ben Dooks <ben@simtec.co.uk>
  53. * * fixed spinlock call without pointer
  54. * * ensure spinlock is initialised
  55. */
  56. #include <linux/module.h>
  57. #include <linux/ioport.h>
  58. #include <linux/netdevice.h>
  59. #include <linux/etherdevice.h>
  60. #include <linux/init.h>
  61. #include <linux/skbuff.h>
  62. #include <linux/spinlock.h>
  63. #include <linux/crc32.h>
  64. #include <linux/mii.h>
  65. #include <linux/dm9000.h>
  66. #include <linux/delay.h>
  67. #include <linux/platform_device.h>
  68. #include <linux/irq.h>
  69. #include <asm/delay.h>
  70. #include <asm/irq.h>
  71. #include <asm/io.h>
  72. #include "dm9000.h"
  73. /* Board/System/Debug information/definition ---------------- */
  74. #define DM9000_PHY 0x40 /* PHY address 0x01 */
  75. #define CARDNAME "dm9000"
  76. #define PFX CARDNAME ": "
  77. #define DM9000_TIMER_WUT jiffies+(HZ*2) /* timer wakeup time : 2 second */
  78. #define DM9000_DEBUG 0
  79. #if DM9000_DEBUG > 2
  80. #define PRINTK3(args...) printk(CARDNAME ": " args)
  81. #else
  82. #define PRINTK3(args...) do { } while(0)
  83. #endif
  84. #if DM9000_DEBUG > 1
  85. #define PRINTK2(args...) printk(CARDNAME ": " args)
  86. #else
  87. #define PRINTK2(args...) do { } while(0)
  88. #endif
  89. #if DM9000_DEBUG > 0
  90. #define PRINTK1(args...) printk(CARDNAME ": " args)
  91. #define PRINTK(args...) printk(CARDNAME ": " args)
  92. #else
  93. #define PRINTK1(args...) do { } while(0)
  94. #define PRINTK(args...) printk(KERN_DEBUG args)
  95. #endif
  96. #ifdef CONFIG_BLACKFIN
  97. #define readsb insb
  98. #define readsw insw
  99. #define readsl insl
  100. #define writesb outsb
  101. #define writesw outsw
  102. #define writesl outsl
  103. #define DM9000_IRQ_FLAGS (IRQF_SHARED | IRQF_TRIGGER_HIGH)
  104. #else
  105. #define DM9000_IRQ_FLAGS (IRQF_SHARED | IRQT_RISING)
  106. #endif
  107. /*
  108. * Transmit timeout, default 5 seconds.
  109. */
  110. static int watchdog = 5000;
  111. module_param(watchdog, int, 0400);
  112. MODULE_PARM_DESC(watchdog, "transmit timeout in milliseconds");
  113. /* Structure/enum declaration ------------------------------- */
  114. typedef struct board_info {
  115. void __iomem *io_addr; /* Register I/O base address */
  116. void __iomem *io_data; /* Data I/O address */
  117. u16 irq; /* IRQ */
  118. u16 tx_pkt_cnt;
  119. u16 queue_pkt_len;
  120. u16 queue_start_addr;
  121. u16 dbug_cnt;
  122. u8 io_mode; /* 0:word, 2:byte */
  123. u8 phy_addr;
  124. void (*inblk)(void __iomem *port, void *data, int length);
  125. void (*outblk)(void __iomem *port, void *data, int length);
  126. void (*dumpblk)(void __iomem *port, int length);
  127. struct resource *addr_res; /* resources found */
  128. struct resource *data_res;
  129. struct resource *addr_req; /* resources requested */
  130. struct resource *data_req;
  131. struct resource *irq_res;
  132. struct timer_list timer;
  133. unsigned char srom[128];
  134. spinlock_t lock;
  135. struct mii_if_info mii;
  136. u32 msg_enable;
  137. } board_info_t;
  138. /* function declaration ------------------------------------- */
  139. static int dm9000_probe(struct platform_device *);
  140. static int dm9000_open(struct net_device *);
  141. static int dm9000_start_xmit(struct sk_buff *, struct net_device *);
  142. static int dm9000_stop(struct net_device *);
  143. static void dm9000_timer(unsigned long);
  144. static void dm9000_init_dm9000(struct net_device *);
  145. static irqreturn_t dm9000_interrupt(int, void *);
  146. static int dm9000_phy_read(struct net_device *dev, int phyaddr_unsused, int reg);
  147. static void dm9000_phy_write(struct net_device *dev, int phyaddr_unused, int reg,
  148. int value);
  149. static u16 read_srom_word(board_info_t *, int);
  150. static void dm9000_rx(struct net_device *);
  151. static void dm9000_hash_table(struct net_device *);
  152. //#define DM9000_PROGRAM_EEPROM
  153. #ifdef DM9000_PROGRAM_EEPROM
  154. static void program_eeprom(board_info_t * db);
  155. #endif
  156. /* DM9000 network board routine ---------------------------- */
  157. static void
  158. dm9000_reset(board_info_t * db)
  159. {
  160. PRINTK1("dm9000x: resetting\n");
  161. /* RESET device */
  162. writeb(DM9000_NCR, db->io_addr);
  163. udelay(200);
  164. writeb(NCR_RST, db->io_data);
  165. udelay(200);
  166. }
  167. /*
  168. * Read a byte from I/O port
  169. */
  170. static u8
  171. ior(board_info_t * db, int reg)
  172. {
  173. writeb(reg, db->io_addr);
  174. return readb(db->io_data);
  175. }
  176. /*
  177. * Write a byte to I/O port
  178. */
  179. static void
  180. iow(board_info_t * db, int reg, int value)
  181. {
  182. writeb(reg, db->io_addr);
  183. writeb(value, db->io_data);
  184. }
  185. /* routines for sending block to chip */
  186. static void dm9000_outblk_8bit(void __iomem *reg, void *data, int count)
  187. {
  188. writesb(reg, data, count);
  189. }
  190. static void dm9000_outblk_16bit(void __iomem *reg, void *data, int count)
  191. {
  192. writesw(reg, data, (count+1) >> 1);
  193. }
  194. static void dm9000_outblk_32bit(void __iomem *reg, void *data, int count)
  195. {
  196. writesl(reg, data, (count+3) >> 2);
  197. }
  198. /* input block from chip to memory */
  199. static void dm9000_inblk_8bit(void __iomem *reg, void *data, int count)
  200. {
  201. readsb(reg, data, count);
  202. }
  203. static void dm9000_inblk_16bit(void __iomem *reg, void *data, int count)
  204. {
  205. readsw(reg, data, (count+1) >> 1);
  206. }
  207. static void dm9000_inblk_32bit(void __iomem *reg, void *data, int count)
  208. {
  209. readsl(reg, data, (count+3) >> 2);
  210. }
  211. /* dump block from chip to null */
  212. static void dm9000_dumpblk_8bit(void __iomem *reg, int count)
  213. {
  214. int i;
  215. int tmp;
  216. for (i = 0; i < count; i++)
  217. tmp = readb(reg);
  218. }
  219. static void dm9000_dumpblk_16bit(void __iomem *reg, int count)
  220. {
  221. int i;
  222. int tmp;
  223. count = (count + 1) >> 1;
  224. for (i = 0; i < count; i++)
  225. tmp = readw(reg);
  226. }
  227. static void dm9000_dumpblk_32bit(void __iomem *reg, int count)
  228. {
  229. int i;
  230. int tmp;
  231. count = (count + 3) >> 2;
  232. for (i = 0; i < count; i++)
  233. tmp = readl(reg);
  234. }
  235. /* dm9000_set_io
  236. *
  237. * select the specified set of io routines to use with the
  238. * device
  239. */
  240. static void dm9000_set_io(struct board_info *db, int byte_width)
  241. {
  242. /* use the size of the data resource to work out what IO
  243. * routines we want to use
  244. */
  245. switch (byte_width) {
  246. case 1:
  247. db->dumpblk = dm9000_dumpblk_8bit;
  248. db->outblk = dm9000_outblk_8bit;
  249. db->inblk = dm9000_inblk_8bit;
  250. break;
  251. case 2:
  252. db->dumpblk = dm9000_dumpblk_16bit;
  253. db->outblk = dm9000_outblk_16bit;
  254. db->inblk = dm9000_inblk_16bit;
  255. break;
  256. case 3:
  257. printk(KERN_ERR PFX ": 3 byte IO, falling back to 16bit\n");
  258. db->dumpblk = dm9000_dumpblk_16bit;
  259. db->outblk = dm9000_outblk_16bit;
  260. db->inblk = dm9000_inblk_16bit;
  261. break;
  262. case 4:
  263. default:
  264. db->dumpblk = dm9000_dumpblk_32bit;
  265. db->outblk = dm9000_outblk_32bit;
  266. db->inblk = dm9000_inblk_32bit;
  267. break;
  268. }
  269. }
  270. /* Our watchdog timed out. Called by the networking layer */
  271. static void dm9000_timeout(struct net_device *dev)
  272. {
  273. board_info_t *db = (board_info_t *) dev->priv;
  274. u8 reg_save;
  275. unsigned long flags;
  276. /* Save previous register address */
  277. reg_save = readb(db->io_addr);
  278. spin_lock_irqsave(&db->lock,flags);
  279. netif_stop_queue(dev);
  280. dm9000_reset(db);
  281. dm9000_init_dm9000(dev);
  282. /* We can accept TX packets again */
  283. dev->trans_start = jiffies;
  284. netif_wake_queue(dev);
  285. /* Restore previous register address */
  286. writeb(reg_save, db->io_addr);
  287. spin_unlock_irqrestore(&db->lock,flags);
  288. }
  289. #ifdef CONFIG_NET_POLL_CONTROLLER
  290. /*
  291. *Used by netconsole
  292. */
  293. static void dm9000_poll_controller(struct net_device *dev)
  294. {
  295. disable_irq(dev->irq);
  296. dm9000_interrupt(dev->irq,dev);
  297. enable_irq(dev->irq);
  298. }
  299. #endif
  300. /* dm9000_release_board
  301. *
  302. * release a board, and any mapped resources
  303. */
  304. static void
  305. dm9000_release_board(struct platform_device *pdev, struct board_info *db)
  306. {
  307. if (db->data_res == NULL) {
  308. if (db->addr_res != NULL)
  309. release_mem_region((unsigned long)db->io_addr, 4);
  310. return;
  311. }
  312. /* unmap our resources */
  313. iounmap(db->io_addr);
  314. iounmap(db->io_data);
  315. /* release the resources */
  316. if (db->data_req != NULL) {
  317. release_resource(db->data_req);
  318. kfree(db->data_req);
  319. }
  320. if (db->addr_req != NULL) {
  321. release_resource(db->addr_req);
  322. kfree(db->addr_req);
  323. }
  324. }
  325. #define res_size(_r) (((_r)->end - (_r)->start) + 1)
  326. /*
  327. * Search DM9000 board, allocate space and register it
  328. */
  329. static int
  330. dm9000_probe(struct platform_device *pdev)
  331. {
  332. struct dm9000_plat_data *pdata = pdev->dev.platform_data;
  333. struct board_info *db; /* Point a board information structure */
  334. struct net_device *ndev;
  335. unsigned long base;
  336. int ret = 0;
  337. int iosize;
  338. int i;
  339. u32 id_val;
  340. /* Init network device */
  341. ndev = alloc_etherdev(sizeof (struct board_info));
  342. if (!ndev) {
  343. printk("%s: could not allocate device.\n", CARDNAME);
  344. return -ENOMEM;
  345. }
  346. SET_NETDEV_DEV(ndev, &pdev->dev);
  347. PRINTK2("dm9000_probe()");
  348. /* setup board info structure */
  349. db = (struct board_info *) ndev->priv;
  350. memset(db, 0, sizeof (*db));
  351. spin_lock_init(&db->lock);
  352. if (pdev->num_resources < 2) {
  353. ret = -ENODEV;
  354. goto out;
  355. } else if (pdev->num_resources == 2) {
  356. base = pdev->resource[0].start;
  357. if (!request_mem_region(base, 4, ndev->name)) {
  358. ret = -EBUSY;
  359. goto out;
  360. }
  361. ndev->base_addr = base;
  362. ndev->irq = pdev->resource[1].start;
  363. db->io_addr = (void __iomem *)base;
  364. db->io_data = (void __iomem *)(base + 4);
  365. /* ensure at least we have a default set of IO routines */
  366. dm9000_set_io(db, 2);
  367. } else {
  368. db->addr_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  369. db->data_res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
  370. db->irq_res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
  371. if (db->addr_res == NULL || db->data_res == NULL ||
  372. db->irq_res == NULL) {
  373. printk(KERN_ERR PFX "insufficient resources\n");
  374. ret = -ENOENT;
  375. goto out;
  376. }
  377. i = res_size(db->addr_res);
  378. db->addr_req = request_mem_region(db->addr_res->start, i,
  379. pdev->name);
  380. if (db->addr_req == NULL) {
  381. printk(KERN_ERR PFX "cannot claim address reg area\n");
  382. ret = -EIO;
  383. goto out;
  384. }
  385. db->io_addr = ioremap(db->addr_res->start, i);
  386. if (db->io_addr == NULL) {
  387. printk(KERN_ERR "failed to ioremap address reg\n");
  388. ret = -EINVAL;
  389. goto out;
  390. }
  391. iosize = res_size(db->data_res);
  392. db->data_req = request_mem_region(db->data_res->start, iosize,
  393. pdev->name);
  394. if (db->data_req == NULL) {
  395. printk(KERN_ERR PFX "cannot claim data reg area\n");
  396. ret = -EIO;
  397. goto out;
  398. }
  399. db->io_data = ioremap(db->data_res->start, iosize);
  400. if (db->io_data == NULL) {
  401. printk(KERN_ERR "failed to ioremap data reg\n");
  402. ret = -EINVAL;
  403. goto out;
  404. }
  405. /* fill in parameters for net-dev structure */
  406. ndev->base_addr = (unsigned long)db->io_addr;
  407. ndev->irq = db->irq_res->start;
  408. /* ensure at least we have a default set of IO routines */
  409. dm9000_set_io(db, iosize);
  410. }
  411. /* check to see if anything is being over-ridden */
  412. if (pdata != NULL) {
  413. /* check to see if the driver wants to over-ride the
  414. * default IO width */
  415. if (pdata->flags & DM9000_PLATF_8BITONLY)
  416. dm9000_set_io(db, 1);
  417. if (pdata->flags & DM9000_PLATF_16BITONLY)
  418. dm9000_set_io(db, 2);
  419. if (pdata->flags & DM9000_PLATF_32BITONLY)
  420. dm9000_set_io(db, 4);
  421. /* check to see if there are any IO routine
  422. * over-rides */
  423. if (pdata->inblk != NULL)
  424. db->inblk = pdata->inblk;
  425. if (pdata->outblk != NULL)
  426. db->outblk = pdata->outblk;
  427. if (pdata->dumpblk != NULL)
  428. db->dumpblk = pdata->dumpblk;
  429. }
  430. dm9000_reset(db);
  431. /* try two times, DM9000 sometimes gets the first read wrong */
  432. for (i = 0; i < 2; i++) {
  433. id_val = ior(db, DM9000_VIDL);
  434. id_val |= (u32)ior(db, DM9000_VIDH) << 8;
  435. id_val |= (u32)ior(db, DM9000_PIDL) << 16;
  436. id_val |= (u32)ior(db, DM9000_PIDH) << 24;
  437. if (id_val == DM9000_ID)
  438. break;
  439. printk("%s: read wrong id 0x%08x\n", CARDNAME, id_val);
  440. }
  441. if (id_val != DM9000_ID) {
  442. printk("%s: wrong id: 0x%08x\n", CARDNAME, id_val);
  443. ret = -ENODEV;
  444. goto out;
  445. }
  446. /* from this point we assume that we have found a DM9000 */
  447. /* driver system function */
  448. ether_setup(ndev);
  449. ndev->open = &dm9000_open;
  450. ndev->hard_start_xmit = &dm9000_start_xmit;
  451. ndev->tx_timeout = &dm9000_timeout;
  452. ndev->watchdog_timeo = msecs_to_jiffies(watchdog);
  453. ndev->stop = &dm9000_stop;
  454. ndev->set_multicast_list = &dm9000_hash_table;
  455. #ifdef CONFIG_NET_POLL_CONTROLLER
  456. ndev->poll_controller = &dm9000_poll_controller;
  457. #endif
  458. #ifdef DM9000_PROGRAM_EEPROM
  459. program_eeprom(db);
  460. #endif
  461. db->msg_enable = NETIF_MSG_LINK;
  462. db->mii.phy_id_mask = 0x1f;
  463. db->mii.reg_num_mask = 0x1f;
  464. db->mii.force_media = 0;
  465. db->mii.full_duplex = 0;
  466. db->mii.dev = ndev;
  467. db->mii.mdio_read = dm9000_phy_read;
  468. db->mii.mdio_write = dm9000_phy_write;
  469. /* Read SROM content */
  470. for (i = 0; i < 64; i++)
  471. ((u16 *) db->srom)[i] = read_srom_word(db, i);
  472. /* Set Node Address */
  473. for (i = 0; i < 6; i++)
  474. ndev->dev_addr[i] = db->srom[i];
  475. if (!is_valid_ether_addr(ndev->dev_addr)) {
  476. /* try reading from mac */
  477. for (i = 0; i < 6; i++)
  478. ndev->dev_addr[i] = ior(db, i+DM9000_PAR);
  479. }
  480. if (!is_valid_ether_addr(ndev->dev_addr))
  481. printk("%s: Invalid ethernet MAC address. Please "
  482. "set using ifconfig\n", ndev->name);
  483. platform_set_drvdata(pdev, ndev);
  484. ret = register_netdev(ndev);
  485. if (ret == 0) {
  486. DECLARE_MAC_BUF(mac);
  487. printk("%s: dm9000 at %p,%p IRQ %d MAC: %s\n",
  488. ndev->name, db->io_addr, db->io_data, ndev->irq,
  489. print_mac(mac, ndev->dev_addr));
  490. }
  491. return 0;
  492. out:
  493. printk("%s: not found (%d).\n", CARDNAME, ret);
  494. dm9000_release_board(pdev, db);
  495. free_netdev(ndev);
  496. return ret;
  497. }
  498. /*
  499. * Open the interface.
  500. * The interface is opened whenever "ifconfig" actives it.
  501. */
  502. static int
  503. dm9000_open(struct net_device *dev)
  504. {
  505. board_info_t *db = (board_info_t *) dev->priv;
  506. PRINTK2("entering dm9000_open\n");
  507. if (request_irq(dev->irq, &dm9000_interrupt, DM9000_IRQ_FLAGS, dev->name, dev))
  508. return -EAGAIN;
  509. /* Initialize DM9000 board */
  510. dm9000_reset(db);
  511. dm9000_init_dm9000(dev);
  512. /* Init driver variable */
  513. db->dbug_cnt = 0;
  514. /* set and active a timer process */
  515. init_timer(&db->timer);
  516. db->timer.expires = DM9000_TIMER_WUT;
  517. db->timer.data = (unsigned long) dev;
  518. db->timer.function = &dm9000_timer;
  519. add_timer(&db->timer);
  520. mii_check_media(&db->mii, netif_msg_link(db), 1);
  521. netif_start_queue(dev);
  522. return 0;
  523. }
  524. /*
  525. * Initilize dm9000 board
  526. */
  527. static void
  528. dm9000_init_dm9000(struct net_device *dev)
  529. {
  530. board_info_t *db = (board_info_t *) dev->priv;
  531. PRINTK1("entering %s\n",__FUNCTION__);
  532. /* I/O mode */
  533. db->io_mode = ior(db, DM9000_ISR) >> 6; /* ISR bit7:6 keeps I/O mode */
  534. /* GPIO0 on pre-activate PHY */
  535. iow(db, DM9000_GPR, 0); /* REG_1F bit0 activate phyxcer */
  536. iow(db, DM9000_GPCR, GPCR_GEP_CNTL); /* Let GPIO0 output */
  537. iow(db, DM9000_GPR, 0); /* Enable PHY */
  538. /* Program operating register */
  539. iow(db, DM9000_TCR, 0); /* TX Polling clear */
  540. iow(db, DM9000_BPTR, 0x3f); /* Less 3Kb, 200us */
  541. iow(db, DM9000_FCR, 0xff); /* Flow Control */
  542. iow(db, DM9000_SMCR, 0); /* Special Mode */
  543. /* clear TX status */
  544. iow(db, DM9000_NSR, NSR_WAKEST | NSR_TX2END | NSR_TX1END);
  545. iow(db, DM9000_ISR, ISR_CLR_STATUS); /* Clear interrupt status */
  546. /* Set address filter table */
  547. dm9000_hash_table(dev);
  548. /* Activate DM9000 */
  549. iow(db, DM9000_RCR, RCR_DIS_LONG | RCR_DIS_CRC | RCR_RXEN);
  550. /* Enable TX/RX interrupt mask */
  551. iow(db, DM9000_IMR, IMR_PAR | IMR_PTM | IMR_PRM);
  552. /* Init Driver variable */
  553. db->tx_pkt_cnt = 0;
  554. db->queue_pkt_len = 0;
  555. dev->trans_start = 0;
  556. }
  557. /*
  558. * Hardware start transmission.
  559. * Send a packet to media from the upper layer.
  560. */
  561. static int
  562. dm9000_start_xmit(struct sk_buff *skb, struct net_device *dev)
  563. {
  564. unsigned long flags;
  565. board_info_t *db = (board_info_t *) dev->priv;
  566. PRINTK3("dm9000_start_xmit\n");
  567. if (db->tx_pkt_cnt > 1)
  568. return 1;
  569. spin_lock_irqsave(&db->lock, flags);
  570. /* Move data to DM9000 TX RAM */
  571. writeb(DM9000_MWCMD, db->io_addr);
  572. (db->outblk)(db->io_data, skb->data, skb->len);
  573. dev->stats.tx_bytes += skb->len;
  574. db->tx_pkt_cnt++;
  575. /* TX control: First packet immediately send, second packet queue */
  576. if (db->tx_pkt_cnt == 1) {
  577. /* Set TX length to DM9000 */
  578. iow(db, DM9000_TXPLL, skb->len & 0xff);
  579. iow(db, DM9000_TXPLH, (skb->len >> 8) & 0xff);
  580. /* Issue TX polling command */
  581. iow(db, DM9000_TCR, TCR_TXREQ); /* Cleared after TX complete */
  582. dev->trans_start = jiffies; /* save the time stamp */
  583. } else {
  584. /* Second packet */
  585. db->queue_pkt_len = skb->len;
  586. netif_stop_queue(dev);
  587. }
  588. spin_unlock_irqrestore(&db->lock, flags);
  589. /* free this SKB */
  590. dev_kfree_skb(skb);
  591. return 0;
  592. }
  593. static void
  594. dm9000_shutdown(struct net_device *dev)
  595. {
  596. board_info_t *db = (board_info_t *) dev->priv;
  597. /* RESET device */
  598. dm9000_phy_write(dev, 0, MII_BMCR, BMCR_RESET); /* PHY RESET */
  599. iow(db, DM9000_GPR, 0x01); /* Power-Down PHY */
  600. iow(db, DM9000_IMR, IMR_PAR); /* Disable all interrupt */
  601. iow(db, DM9000_RCR, 0x00); /* Disable RX */
  602. }
  603. /*
  604. * Stop the interface.
  605. * The interface is stopped when it is brought.
  606. */
  607. static int
  608. dm9000_stop(struct net_device *ndev)
  609. {
  610. board_info_t *db = (board_info_t *) ndev->priv;
  611. PRINTK1("entering %s\n",__FUNCTION__);
  612. /* deleted timer */
  613. del_timer(&db->timer);
  614. netif_stop_queue(ndev);
  615. netif_carrier_off(ndev);
  616. /* free interrupt */
  617. free_irq(ndev->irq, ndev);
  618. dm9000_shutdown(ndev);
  619. return 0;
  620. }
  621. /*
  622. * DM9000 interrupt handler
  623. * receive the packet to upper layer, free the transmitted packet
  624. */
  625. static void
  626. dm9000_tx_done(struct net_device *dev, board_info_t * db)
  627. {
  628. int tx_status = ior(db, DM9000_NSR); /* Got TX status */
  629. if (tx_status & (NSR_TX2END | NSR_TX1END)) {
  630. /* One packet sent complete */
  631. db->tx_pkt_cnt--;
  632. dev->stats.tx_packets++;
  633. /* Queue packet check & send */
  634. if (db->tx_pkt_cnt > 0) {
  635. iow(db, DM9000_TXPLL, db->queue_pkt_len & 0xff);
  636. iow(db, DM9000_TXPLH, (db->queue_pkt_len >> 8) & 0xff);
  637. iow(db, DM9000_TCR, TCR_TXREQ);
  638. dev->trans_start = jiffies;
  639. }
  640. netif_wake_queue(dev);
  641. }
  642. }
  643. static irqreturn_t
  644. dm9000_interrupt(int irq, void *dev_id)
  645. {
  646. struct net_device *dev = dev_id;
  647. board_info_t *db;
  648. int int_status;
  649. u8 reg_save;
  650. PRINTK3("entering %s\n",__FUNCTION__);
  651. if (!dev) {
  652. PRINTK1("dm9000_interrupt() without DEVICE arg\n");
  653. return IRQ_HANDLED;
  654. }
  655. /* A real interrupt coming */
  656. db = (board_info_t *) dev->priv;
  657. spin_lock(&db->lock);
  658. /* Save previous register address */
  659. reg_save = readb(db->io_addr);
  660. /* Disable all interrupts */
  661. iow(db, DM9000_IMR, IMR_PAR);
  662. /* Got DM9000 interrupt status */
  663. int_status = ior(db, DM9000_ISR); /* Got ISR */
  664. iow(db, DM9000_ISR, int_status); /* Clear ISR status */
  665. /* Received the coming packet */
  666. if (int_status & ISR_PRS)
  667. dm9000_rx(dev);
  668. /* Trnasmit Interrupt check */
  669. if (int_status & ISR_PTS)
  670. dm9000_tx_done(dev, db);
  671. /* Re-enable interrupt mask */
  672. iow(db, DM9000_IMR, IMR_PAR | IMR_PTM | IMR_PRM);
  673. /* Restore previous register address */
  674. writeb(reg_save, db->io_addr);
  675. spin_unlock(&db->lock);
  676. return IRQ_HANDLED;
  677. }
  678. /*
  679. * A periodic timer routine
  680. * Dynamic media sense, allocated Rx buffer...
  681. */
  682. static void
  683. dm9000_timer(unsigned long data)
  684. {
  685. struct net_device *dev = (struct net_device *) data;
  686. board_info_t *db = (board_info_t *) dev->priv;
  687. PRINTK3("dm9000_timer()\n");
  688. mii_check_media(&db->mii, netif_msg_link(db), 0);
  689. /* Set timer again */
  690. db->timer.expires = DM9000_TIMER_WUT;
  691. add_timer(&db->timer);
  692. }
  693. struct dm9000_rxhdr {
  694. u16 RxStatus;
  695. u16 RxLen;
  696. } __attribute__((__packed__));
  697. /*
  698. * Received a packet and pass to upper layer
  699. */
  700. static void
  701. dm9000_rx(struct net_device *dev)
  702. {
  703. board_info_t *db = (board_info_t *) dev->priv;
  704. struct dm9000_rxhdr rxhdr;
  705. struct sk_buff *skb;
  706. u8 rxbyte, *rdptr;
  707. bool GoodPacket;
  708. int RxLen;
  709. /* Check packet ready or not */
  710. do {
  711. ior(db, DM9000_MRCMDX); /* Dummy read */
  712. /* Get most updated data */
  713. rxbyte = readb(db->io_data);
  714. /* Status check: this byte must be 0 or 1 */
  715. if (rxbyte > DM9000_PKT_RDY) {
  716. printk("status check failed: %d\n", rxbyte);
  717. iow(db, DM9000_RCR, 0x00); /* Stop Device */
  718. iow(db, DM9000_ISR, IMR_PAR); /* Stop INT request */
  719. return;
  720. }
  721. if (rxbyte != DM9000_PKT_RDY)
  722. return;
  723. /* A packet ready now & Get status/length */
  724. GoodPacket = true;
  725. writeb(DM9000_MRCMD, db->io_addr);
  726. (db->inblk)(db->io_data, &rxhdr, sizeof(rxhdr));
  727. RxLen = rxhdr.RxLen;
  728. /* Packet Status check */
  729. if (RxLen < 0x40) {
  730. GoodPacket = false;
  731. PRINTK1("Bad Packet received (runt)\n");
  732. }
  733. if (RxLen > DM9000_PKT_MAX) {
  734. PRINTK1("RST: RX Len:%x\n", RxLen);
  735. }
  736. if (rxhdr.RxStatus & 0xbf00) {
  737. GoodPacket = false;
  738. if (rxhdr.RxStatus & 0x100) {
  739. PRINTK1("fifo error\n");
  740. dev->stats.rx_fifo_errors++;
  741. }
  742. if (rxhdr.RxStatus & 0x200) {
  743. PRINTK1("crc error\n");
  744. dev->stats.rx_crc_errors++;
  745. }
  746. if (rxhdr.RxStatus & 0x8000) {
  747. PRINTK1("length error\n");
  748. dev->stats.rx_length_errors++;
  749. }
  750. }
  751. /* Move data from DM9000 */
  752. if (GoodPacket
  753. && ((skb = dev_alloc_skb(RxLen + 4)) != NULL)) {
  754. skb_reserve(skb, 2);
  755. rdptr = (u8 *) skb_put(skb, RxLen - 4);
  756. /* Read received packet from RX SRAM */
  757. (db->inblk)(db->io_data, rdptr, RxLen);
  758. dev->stats.rx_bytes += RxLen;
  759. /* Pass to upper layer */
  760. skb->protocol = eth_type_trans(skb, dev);
  761. netif_rx(skb);
  762. dev->stats.rx_packets++;
  763. } else {
  764. /* need to dump the packet's data */
  765. (db->dumpblk)(db->io_data, RxLen);
  766. }
  767. } while (rxbyte == DM9000_PKT_RDY);
  768. }
  769. /*
  770. * Read a word data from SROM
  771. */
  772. static u16
  773. read_srom_word(board_info_t * db, int offset)
  774. {
  775. iow(db, DM9000_EPAR, offset);
  776. iow(db, DM9000_EPCR, EPCR_ERPRR);
  777. mdelay(8); /* according to the datasheet 200us should be enough,
  778. but it doesn't work */
  779. iow(db, DM9000_EPCR, 0x0);
  780. return (ior(db, DM9000_EPDRL) + (ior(db, DM9000_EPDRH) << 8));
  781. }
  782. #ifdef DM9000_PROGRAM_EEPROM
  783. /*
  784. * Write a word data to SROM
  785. */
  786. static void
  787. write_srom_word(board_info_t * db, int offset, u16 val)
  788. {
  789. iow(db, DM9000_EPAR, offset);
  790. iow(db, DM9000_EPDRH, ((val >> 8) & 0xff));
  791. iow(db, DM9000_EPDRL, (val & 0xff));
  792. iow(db, DM9000_EPCR, EPCR_WEP | EPCR_ERPRW);
  793. mdelay(8); /* same shit */
  794. iow(db, DM9000_EPCR, 0);
  795. }
  796. /*
  797. * Only for development:
  798. * Here we write static data to the eeprom in case
  799. * we don't have valid content on a new board
  800. */
  801. static void
  802. program_eeprom(board_info_t * db)
  803. {
  804. u16 eeprom[] = { 0x0c00, 0x007f, 0x1300, /* MAC Address */
  805. 0x0000, /* Autoload: accept nothing */
  806. 0x0a46, 0x9000, /* Vendor / Product ID */
  807. 0x0000, /* pin control */
  808. 0x0000,
  809. }; /* Wake-up mode control */
  810. int i;
  811. for (i = 0; i < 8; i++)
  812. write_srom_word(db, i, eeprom[i]);
  813. }
  814. #endif
  815. /*
  816. * Calculate the CRC valude of the Rx packet
  817. * flag = 1 : return the reverse CRC (for the received packet CRC)
  818. * 0 : return the normal CRC (for Hash Table index)
  819. */
  820. static unsigned long
  821. cal_CRC(unsigned char *Data, unsigned int Len, u8 flag)
  822. {
  823. u32 crc = ether_crc_le(Len, Data);
  824. if (flag)
  825. return ~crc;
  826. return crc;
  827. }
  828. /*
  829. * Set DM9000 multicast address
  830. */
  831. static void
  832. dm9000_hash_table(struct net_device *dev)
  833. {
  834. board_info_t *db = (board_info_t *) dev->priv;
  835. struct dev_mc_list *mcptr = dev->mc_list;
  836. int mc_cnt = dev->mc_count;
  837. u32 hash_val;
  838. u16 i, oft, hash_table[4];
  839. unsigned long flags;
  840. PRINTK2("dm9000_hash_table()\n");
  841. spin_lock_irqsave(&db->lock,flags);
  842. for (i = 0, oft = 0x10; i < 6; i++, oft++)
  843. iow(db, oft, dev->dev_addr[i]);
  844. /* Clear Hash Table */
  845. for (i = 0; i < 4; i++)
  846. hash_table[i] = 0x0;
  847. /* broadcast address */
  848. hash_table[3] = 0x8000;
  849. /* the multicast address in Hash Table : 64 bits */
  850. for (i = 0; i < mc_cnt; i++, mcptr = mcptr->next) {
  851. hash_val = cal_CRC((char *) mcptr->dmi_addr, 6, 0) & 0x3f;
  852. hash_table[hash_val / 16] |= (u16) 1 << (hash_val % 16);
  853. }
  854. /* Write the hash table to MAC MD table */
  855. for (i = 0, oft = 0x16; i < 4; i++) {
  856. iow(db, oft++, hash_table[i] & 0xff);
  857. iow(db, oft++, (hash_table[i] >> 8) & 0xff);
  858. }
  859. spin_unlock_irqrestore(&db->lock,flags);
  860. }
  861. /*
  862. * Read a word from phyxcer
  863. */
  864. static int
  865. dm9000_phy_read(struct net_device *dev, int phy_reg_unused, int reg)
  866. {
  867. board_info_t *db = (board_info_t *) dev->priv;
  868. unsigned long flags;
  869. unsigned int reg_save;
  870. int ret;
  871. spin_lock_irqsave(&db->lock,flags);
  872. /* Save previous register address */
  873. reg_save = readb(db->io_addr);
  874. /* Fill the phyxcer register into REG_0C */
  875. iow(db, DM9000_EPAR, DM9000_PHY | reg);
  876. iow(db, DM9000_EPCR, 0xc); /* Issue phyxcer read command */
  877. udelay(100); /* Wait read complete */
  878. iow(db, DM9000_EPCR, 0x0); /* Clear phyxcer read command */
  879. /* The read data keeps on REG_0D & REG_0E */
  880. ret = (ior(db, DM9000_EPDRH) << 8) | ior(db, DM9000_EPDRL);
  881. /* restore the previous address */
  882. writeb(reg_save, db->io_addr);
  883. spin_unlock_irqrestore(&db->lock,flags);
  884. return ret;
  885. }
  886. /*
  887. * Write a word to phyxcer
  888. */
  889. static void
  890. dm9000_phy_write(struct net_device *dev, int phyaddr_unused, int reg, int value)
  891. {
  892. board_info_t *db = (board_info_t *) dev->priv;
  893. unsigned long flags;
  894. unsigned long reg_save;
  895. spin_lock_irqsave(&db->lock,flags);
  896. /* Save previous register address */
  897. reg_save = readb(db->io_addr);
  898. /* Fill the phyxcer register into REG_0C */
  899. iow(db, DM9000_EPAR, DM9000_PHY | reg);
  900. /* Fill the written data into REG_0D & REG_0E */
  901. iow(db, DM9000_EPDRL, (value & 0xff));
  902. iow(db, DM9000_EPDRH, ((value >> 8) & 0xff));
  903. iow(db, DM9000_EPCR, 0xa); /* Issue phyxcer write command */
  904. udelay(500); /* Wait write complete */
  905. iow(db, DM9000_EPCR, 0x0); /* Clear phyxcer write command */
  906. /* restore the previous address */
  907. writeb(reg_save, db->io_addr);
  908. spin_unlock_irqrestore(&db->lock,flags);
  909. }
  910. static int
  911. dm9000_drv_suspend(struct platform_device *dev, pm_message_t state)
  912. {
  913. struct net_device *ndev = platform_get_drvdata(dev);
  914. if (ndev) {
  915. if (netif_running(ndev)) {
  916. netif_device_detach(ndev);
  917. dm9000_shutdown(ndev);
  918. }
  919. }
  920. return 0;
  921. }
  922. static int
  923. dm9000_drv_resume(struct platform_device *dev)
  924. {
  925. struct net_device *ndev = platform_get_drvdata(dev);
  926. board_info_t *db = (board_info_t *) ndev->priv;
  927. if (ndev) {
  928. if (netif_running(ndev)) {
  929. dm9000_reset(db);
  930. dm9000_init_dm9000(ndev);
  931. netif_device_attach(ndev);
  932. }
  933. }
  934. return 0;
  935. }
  936. static int
  937. dm9000_drv_remove(struct platform_device *pdev)
  938. {
  939. struct net_device *ndev = platform_get_drvdata(pdev);
  940. platform_set_drvdata(pdev, NULL);
  941. unregister_netdev(ndev);
  942. dm9000_release_board(pdev, (board_info_t *) ndev->priv);
  943. free_netdev(ndev); /* free device structure */
  944. PRINTK1("clean_module() exit\n");
  945. return 0;
  946. }
  947. static struct platform_driver dm9000_driver = {
  948. .driver = {
  949. .name = "dm9000",
  950. .owner = THIS_MODULE,
  951. },
  952. .probe = dm9000_probe,
  953. .remove = dm9000_drv_remove,
  954. .suspend = dm9000_drv_suspend,
  955. .resume = dm9000_drv_resume,
  956. };
  957. static int __init
  958. dm9000_init(void)
  959. {
  960. printk(KERN_INFO "%s Ethernet Driver\n", CARDNAME);
  961. return platform_driver_register(&dm9000_driver); /* search board and register */
  962. }
  963. static void __exit
  964. dm9000_cleanup(void)
  965. {
  966. platform_driver_unregister(&dm9000_driver);
  967. }
  968. module_init(dm9000_init);
  969. module_exit(dm9000_cleanup);
  970. MODULE_AUTHOR("Sascha Hauer, Ben Dooks");
  971. MODULE_DESCRIPTION("Davicom DM9000 network driver");
  972. MODULE_LICENSE("GPL");