at91sam9g45.dtsi 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586
  1. /*
  2. * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC
  3. * applies to AT91SAM9G45, AT91SAM9M10,
  4. * AT91SAM9G46, AT91SAM9M11 SoC
  5. *
  6. * Copyright (C) 2011 Atmel,
  7. * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>
  8. *
  9. * Licensed under GPLv2 or later.
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. model = "Atmel AT91SAM9G45 family SoC";
  14. compatible = "atmel,at91sam9g45";
  15. interrupt-parent = <&aic>;
  16. aliases {
  17. serial0 = &dbgu;
  18. serial1 = &usart0;
  19. serial2 = &usart1;
  20. serial3 = &usart2;
  21. serial4 = &usart3;
  22. gpio0 = &pioA;
  23. gpio1 = &pioB;
  24. gpio2 = &pioC;
  25. gpio3 = &pioD;
  26. gpio4 = &pioE;
  27. tcb0 = &tcb0;
  28. tcb1 = &tcb1;
  29. i2c0 = &i2c0;
  30. i2c1 = &i2c1;
  31. ssc0 = &ssc0;
  32. ssc1 = &ssc1;
  33. };
  34. cpus {
  35. cpu@0 {
  36. compatible = "arm,arm926ejs";
  37. };
  38. };
  39. memory {
  40. reg = <0x70000000 0x10000000>;
  41. };
  42. ahb {
  43. compatible = "simple-bus";
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. ranges;
  47. apb {
  48. compatible = "simple-bus";
  49. #address-cells = <1>;
  50. #size-cells = <1>;
  51. ranges;
  52. aic: interrupt-controller@fffff000 {
  53. #interrupt-cells = <3>;
  54. compatible = "atmel,at91rm9200-aic";
  55. interrupt-controller;
  56. reg = <0xfffff000 0x200>;
  57. atmel,external-irqs = <31>;
  58. };
  59. ramc0: ramc@ffffe400 {
  60. compatible = "atmel,at91sam9g45-ddramc";
  61. reg = <0xffffe400 0x200
  62. 0xffffe600 0x200>;
  63. };
  64. pmc: pmc@fffffc00 {
  65. compatible = "atmel,at91rm9200-pmc";
  66. reg = <0xfffffc00 0x100>;
  67. };
  68. rstc@fffffd00 {
  69. compatible = "atmel,at91sam9g45-rstc";
  70. reg = <0xfffffd00 0x10>;
  71. };
  72. pit: timer@fffffd30 {
  73. compatible = "atmel,at91sam9260-pit";
  74. reg = <0xfffffd30 0xf>;
  75. interrupts = <1 4 7>;
  76. };
  77. shdwc@fffffd10 {
  78. compatible = "atmel,at91sam9rl-shdwc";
  79. reg = <0xfffffd10 0x10>;
  80. };
  81. tcb0: timer@fff7c000 {
  82. compatible = "atmel,at91rm9200-tcb";
  83. reg = <0xfff7c000 0x100>;
  84. interrupts = <18 4 0>;
  85. };
  86. tcb1: timer@fffd4000 {
  87. compatible = "atmel,at91rm9200-tcb";
  88. reg = <0xfffd4000 0x100>;
  89. interrupts = <18 4 0>;
  90. };
  91. dma: dma-controller@ffffec00 {
  92. compatible = "atmel,at91sam9g45-dma";
  93. reg = <0xffffec00 0x200>;
  94. interrupts = <21 4 0>;
  95. #dma-cells = <2>;
  96. };
  97. pinctrl@fffff200 {
  98. #address-cells = <1>;
  99. #size-cells = <1>;
  100. compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
  101. ranges = <0xfffff200 0xfffff200 0xa00>;
  102. atmel,mux-mask = <
  103. /* A B */
  104. 0xffffffff 0xffc003ff /* pioA */
  105. 0xffffffff 0x800f8f00 /* pioB */
  106. 0xffffffff 0x00000e00 /* pioC */
  107. 0xffffffff 0xff0c1381 /* pioD */
  108. 0xffffffff 0x81ffff81 /* pioE */
  109. >;
  110. /* shared pinctrl settings */
  111. dbgu {
  112. pinctrl_dbgu: dbgu-0 {
  113. atmel,pins =
  114. <1 12 0x1 0x0 /* PB12 periph A */
  115. 1 13 0x1 0x0>; /* PB13 periph A */
  116. };
  117. };
  118. usart0 {
  119. pinctrl_usart0: usart0-0 {
  120. atmel,pins =
  121. <1 19 0x1 0x1 /* PB19 periph A with pullup */
  122. 1 18 0x1 0x0>; /* PB18 periph A */
  123. };
  124. pinctrl_usart0_rts: usart0_rts-0 {
  125. atmel,pins =
  126. <1 17 0x2 0x0>; /* PB17 periph B */
  127. };
  128. pinctrl_usart0_cts: usart0_cts-0 {
  129. atmel,pins =
  130. <1 15 0x2 0x0>; /* PB15 periph B */
  131. };
  132. };
  133. uart1 {
  134. pinctrl_usart1: usart1-0 {
  135. atmel,pins =
  136. <1 4 0x1 0x1 /* PB4 periph A with pullup */
  137. 1 5 0x1 0x0>; /* PB5 periph A */
  138. };
  139. pinctrl_usart1_rts: usart1_rts-0 {
  140. atmel,pins =
  141. <3 16 0x1 0x0>; /* PD16 periph A */
  142. };
  143. pinctrl_usart1_cts: usart1_cts-0 {
  144. atmel,pins =
  145. <3 17 0x1 0x0>; /* PD17 periph A */
  146. };
  147. };
  148. usart2 {
  149. pinctrl_usart2: usart2-0 {
  150. atmel,pins =
  151. <1 6 0x1 0x1 /* PB6 periph A with pullup */
  152. 1 7 0x1 0x0>; /* PB7 periph A */
  153. };
  154. pinctrl_usart2_rts: usart2_rts-0 {
  155. atmel,pins =
  156. <2 9 0x2 0x0>; /* PC9 periph B */
  157. };
  158. pinctrl_usart2_cts: usart2_cts-0 {
  159. atmel,pins =
  160. <2 11 0x2 0x0>; /* PC11 periph B */
  161. };
  162. };
  163. usart3 {
  164. pinctrl_usart3: usart3-0 {
  165. atmel,pins =
  166. <1 8 0x1 0x1 /* PB9 periph A with pullup */
  167. 1 9 0x1 0x0>; /* PB8 periph A */
  168. };
  169. pinctrl_usart3_rts: usart3_rts-0 {
  170. atmel,pins =
  171. <0 23 0x2 0x0>; /* PA23 periph B */
  172. };
  173. pinctrl_usart3_cts: usart3_cts-0 {
  174. atmel,pins =
  175. <0 24 0x2 0x0>; /* PA24 periph B */
  176. };
  177. };
  178. nand {
  179. pinctrl_nand: nand-0 {
  180. atmel,pins =
  181. <2 8 0x0 0x1 /* PC8 gpio RDY pin pull_up*/
  182. 2 14 0x0 0x1>; /* PC14 gpio enable pin pull_up */
  183. };
  184. };
  185. macb {
  186. pinctrl_macb_rmii: macb_rmii-0 {
  187. atmel,pins =
  188. <0 10 0x1 0x0 /* PA10 periph A */
  189. 0 11 0x1 0x0 /* PA11 periph A */
  190. 0 12 0x1 0x0 /* PA12 periph A */
  191. 0 13 0x1 0x0 /* PA13 periph A */
  192. 0 14 0x1 0x0 /* PA14 periph A */
  193. 0 15 0x1 0x0 /* PA15 periph A */
  194. 0 16 0x1 0x0 /* PA16 periph A */
  195. 0 17 0x1 0x0 /* PA17 periph A */
  196. 0 18 0x1 0x0 /* PA18 periph A */
  197. 0 19 0x1 0x0>; /* PA19 periph A */
  198. };
  199. pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
  200. atmel,pins =
  201. <0 6 0x2 0x0 /* PA6 periph B */
  202. 0 7 0x2 0x0 /* PA7 periph B */
  203. 0 8 0x2 0x0 /* PA8 periph B */
  204. 0 9 0x2 0x0 /* PA9 periph B */
  205. 0 27 0x2 0x0 /* PA27 periph B */
  206. 0 28 0x2 0x0 /* PA28 periph B */
  207. 0 29 0x2 0x0 /* PA29 periph B */
  208. 0 30 0x2 0x0>; /* PA30 periph B */
  209. };
  210. };
  211. mmc0 {
  212. pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
  213. atmel,pins =
  214. <0 0 0x1 0x0 /* PA0 periph A */
  215. 0 1 0x1 0x1 /* PA1 periph A with pullup */
  216. 0 2 0x1 0x1>; /* PA2 periph A with pullup */
  217. };
  218. pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
  219. atmel,pins =
  220. <0 3 0x1 0x1 /* PA3 periph A with pullup */
  221. 0 4 0x1 0x1 /* PA4 periph A with pullup */
  222. 0 5 0x1 0x1>; /* PA5 periph A with pullup */
  223. };
  224. pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {
  225. atmel,pins =
  226. <0 6 0x1 0x1 /* PA6 periph A with pullup */
  227. 0 7 0x1 0x1 /* PA7 periph A with pullup */
  228. 0 8 0x1 0x1 /* PA8 periph A with pullup */
  229. 0 9 0x1 0x1>; /* PA9 periph A with pullup */
  230. };
  231. };
  232. mmc1 {
  233. pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {
  234. atmel,pins =
  235. <0 31 0x1 0x0 /* PA31 periph A */
  236. 0 22 0x1 0x1 /* PA22 periph A with pullup */
  237. 0 23 0x1 0x1>; /* PA23 periph A with pullup */
  238. };
  239. pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
  240. atmel,pins =
  241. <0 24 0x1 0x1 /* PA24 periph A with pullup */
  242. 0 25 0x1 0x1 /* PA25 periph A with pullup */
  243. 0 26 0x1 0x1>; /* PA26 periph A with pullup */
  244. };
  245. pinctrl_mmc1_slot0_dat4_7: mmc1_slot0_dat4_7-0 {
  246. atmel,pins =
  247. <0 27 0x1 0x1 /* PA27 periph A with pullup */
  248. 0 28 0x1 0x1 /* PA28 periph A with pullup */
  249. 0 29 0x1 0x1 /* PA29 periph A with pullup */
  250. 0 20 0x1 0x1>; /* PA30 periph A with pullup */
  251. };
  252. };
  253. ssc0 {
  254. pinctrl_ssc0_tx: ssc0_tx-0 {
  255. atmel,pins =
  256. <3 0 0x1 0x0 /* PD0 periph A */
  257. 3 1 0x1 0x0 /* PD1 periph A */
  258. 3 2 0x1 0x0>; /* PD2 periph A */
  259. };
  260. pinctrl_ssc0_rx: ssc0_rx-0 {
  261. atmel,pins =
  262. <3 3 0x1 0x0 /* PD3 periph A */
  263. 3 4 0x1 0x0 /* PD4 periph A */
  264. 3 5 0x1 0x0>; /* PD5 periph A */
  265. };
  266. };
  267. ssc1 {
  268. pinctrl_ssc1_tx: ssc1_tx-0 {
  269. atmel,pins =
  270. <3 10 0x1 0x0 /* PD10 periph A */
  271. 3 11 0x1 0x0 /* PD11 periph A */
  272. 3 12 0x1 0x0>; /* PD12 periph A */
  273. };
  274. pinctrl_ssc1_rx: ssc1_rx-0 {
  275. atmel,pins =
  276. <3 13 0x1 0x0 /* PD13 periph A */
  277. 3 14 0x1 0x0 /* PD14 periph A */
  278. 3 15 0x1 0x0>; /* PD15 periph A */
  279. };
  280. };
  281. pioA: gpio@fffff200 {
  282. compatible = "atmel,at91rm9200-gpio";
  283. reg = <0xfffff200 0x200>;
  284. interrupts = <2 4 1>;
  285. #gpio-cells = <2>;
  286. gpio-controller;
  287. interrupt-controller;
  288. #interrupt-cells = <2>;
  289. };
  290. pioB: gpio@fffff400 {
  291. compatible = "atmel,at91rm9200-gpio";
  292. reg = <0xfffff400 0x200>;
  293. interrupts = <3 4 1>;
  294. #gpio-cells = <2>;
  295. gpio-controller;
  296. interrupt-controller;
  297. #interrupt-cells = <2>;
  298. };
  299. pioC: gpio@fffff600 {
  300. compatible = "atmel,at91rm9200-gpio";
  301. reg = <0xfffff600 0x200>;
  302. interrupts = <4 4 1>;
  303. #gpio-cells = <2>;
  304. gpio-controller;
  305. interrupt-controller;
  306. #interrupt-cells = <2>;
  307. };
  308. pioD: gpio@fffff800 {
  309. compatible = "atmel,at91rm9200-gpio";
  310. reg = <0xfffff800 0x200>;
  311. interrupts = <5 4 1>;
  312. #gpio-cells = <2>;
  313. gpio-controller;
  314. interrupt-controller;
  315. #interrupt-cells = <2>;
  316. };
  317. pioE: gpio@fffffa00 {
  318. compatible = "atmel,at91rm9200-gpio";
  319. reg = <0xfffffa00 0x200>;
  320. interrupts = <5 4 1>;
  321. #gpio-cells = <2>;
  322. gpio-controller;
  323. interrupt-controller;
  324. #interrupt-cells = <2>;
  325. };
  326. };
  327. dbgu: serial@ffffee00 {
  328. compatible = "atmel,at91sam9260-usart";
  329. reg = <0xffffee00 0x200>;
  330. interrupts = <1 4 7>;
  331. pinctrl-names = "default";
  332. pinctrl-0 = <&pinctrl_dbgu>;
  333. status = "disabled";
  334. };
  335. usart0: serial@fff8c000 {
  336. compatible = "atmel,at91sam9260-usart";
  337. reg = <0xfff8c000 0x200>;
  338. interrupts = <7 4 5>;
  339. atmel,use-dma-rx;
  340. atmel,use-dma-tx;
  341. pinctrl-names = "default";
  342. pinctrl-0 = <&pinctrl_usart0>;
  343. status = "disabled";
  344. };
  345. usart1: serial@fff90000 {
  346. compatible = "atmel,at91sam9260-usart";
  347. reg = <0xfff90000 0x200>;
  348. interrupts = <8 4 5>;
  349. atmel,use-dma-rx;
  350. atmel,use-dma-tx;
  351. pinctrl-names = "default";
  352. pinctrl-0 = <&pinctrl_usart1>;
  353. status = "disabled";
  354. };
  355. usart2: serial@fff94000 {
  356. compatible = "atmel,at91sam9260-usart";
  357. reg = <0xfff94000 0x200>;
  358. interrupts = <9 4 5>;
  359. atmel,use-dma-rx;
  360. atmel,use-dma-tx;
  361. pinctrl-names = "default";
  362. pinctrl-0 = <&pinctrl_usart2>;
  363. status = "disabled";
  364. };
  365. usart3: serial@fff98000 {
  366. compatible = "atmel,at91sam9260-usart";
  367. reg = <0xfff98000 0x200>;
  368. interrupts = <10 4 5>;
  369. atmel,use-dma-rx;
  370. atmel,use-dma-tx;
  371. pinctrl-names = "default";
  372. pinctrl-0 = <&pinctrl_usart3>;
  373. status = "disabled";
  374. };
  375. macb0: ethernet@fffbc000 {
  376. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  377. reg = <0xfffbc000 0x100>;
  378. interrupts = <25 4 3>;
  379. pinctrl-names = "default";
  380. pinctrl-0 = <&pinctrl_macb_rmii>;
  381. status = "disabled";
  382. };
  383. i2c0: i2c@fff84000 {
  384. compatible = "atmel,at91sam9g10-i2c";
  385. reg = <0xfff84000 0x100>;
  386. interrupts = <12 4 6>;
  387. #address-cells = <1>;
  388. #size-cells = <0>;
  389. status = "disabled";
  390. };
  391. i2c1: i2c@fff88000 {
  392. compatible = "atmel,at91sam9g10-i2c";
  393. reg = <0xfff88000 0x100>;
  394. interrupts = <13 4 6>;
  395. #address-cells = <1>;
  396. #size-cells = <0>;
  397. status = "disabled";
  398. };
  399. ssc0: ssc@fff9c000 {
  400. compatible = "atmel,at91sam9g45-ssc";
  401. reg = <0xfff9c000 0x4000>;
  402. interrupts = <16 4 5>;
  403. pinctrl-names = "default";
  404. pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
  405. status = "disabled";
  406. };
  407. ssc1: ssc@fffa0000 {
  408. compatible = "atmel,at91sam9g45-ssc";
  409. reg = <0xfffa0000 0x4000>;
  410. interrupts = <17 4 5>;
  411. pinctrl-names = "default";
  412. pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
  413. status = "disabled";
  414. };
  415. adc0: adc@fffb0000 {
  416. compatible = "atmel,at91sam9260-adc";
  417. reg = <0xfffb0000 0x100>;
  418. interrupts = <20 4 0>;
  419. atmel,adc-use-external-triggers;
  420. atmel,adc-channels-used = <0xff>;
  421. atmel,adc-vref = <3300>;
  422. atmel,adc-num-channels = <8>;
  423. atmel,adc-startup-time = <40>;
  424. atmel,adc-channel-base = <0x30>;
  425. atmel,adc-drdy-mask = <0x10000>;
  426. atmel,adc-status-register = <0x1c>;
  427. atmel,adc-trigger-register = <0x08>;
  428. trigger@0 {
  429. trigger-name = "external-rising";
  430. trigger-value = <0x1>;
  431. trigger-external;
  432. };
  433. trigger@1 {
  434. trigger-name = "external-falling";
  435. trigger-value = <0x2>;
  436. trigger-external;
  437. };
  438. trigger@2 {
  439. trigger-name = "external-any";
  440. trigger-value = <0x3>;
  441. trigger-external;
  442. };
  443. trigger@3 {
  444. trigger-name = "continuous";
  445. trigger-value = <0x6>;
  446. };
  447. };
  448. mmc0: mmc@fff80000 {
  449. compatible = "atmel,hsmci";
  450. reg = <0xfff80000 0x600>;
  451. interrupts = <11 4 0>;
  452. dmas = <&dma 1 0>;
  453. dma-names = "rxtx";
  454. #address-cells = <1>;
  455. #size-cells = <0>;
  456. status = "disabled";
  457. };
  458. mmc1: mmc@fffd0000 {
  459. compatible = "atmel,hsmci";
  460. reg = <0xfffd0000 0x600>;
  461. interrupts = <29 4 0>;
  462. dmas = <&dma 1 13>;
  463. dma-names = "rxtx";
  464. #address-cells = <1>;
  465. #size-cells = <0>;
  466. status = "disabled";
  467. };
  468. watchdog@fffffd40 {
  469. compatible = "atmel,at91sam9260-wdt";
  470. reg = <0xfffffd40 0x10>;
  471. status = "disabled";
  472. };
  473. };
  474. nand0: nand@40000000 {
  475. compatible = "atmel,at91rm9200-nand";
  476. #address-cells = <1>;
  477. #size-cells = <1>;
  478. reg = <0x40000000 0x10000000
  479. 0xffffe200 0x200
  480. >;
  481. atmel,nand-addr-offset = <21>;
  482. atmel,nand-cmd-offset = <22>;
  483. pinctrl-names = "default";
  484. pinctrl-0 = <&pinctrl_nand>;
  485. gpios = <&pioC 8 0
  486. &pioC 14 0
  487. 0
  488. >;
  489. status = "disabled";
  490. };
  491. usb0: ohci@00700000 {
  492. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  493. reg = <0x00700000 0x100000>;
  494. interrupts = <22 4 2>;
  495. status = "disabled";
  496. };
  497. usb1: ehci@00800000 {
  498. compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
  499. reg = <0x00800000 0x100000>;
  500. interrupts = <22 4 2>;
  501. status = "disabled";
  502. };
  503. };
  504. i2c@0 {
  505. compatible = "i2c-gpio";
  506. gpios = <&pioA 20 0 /* sda */
  507. &pioA 21 0 /* scl */
  508. >;
  509. i2c-gpio,sda-open-drain;
  510. i2c-gpio,scl-open-drain;
  511. i2c-gpio,delay-us = <5>; /* ~100 kHz */
  512. #address-cells = <1>;
  513. #size-cells = <0>;
  514. status = "disabled";
  515. };
  516. };