wm8750.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018
  1. /*
  2. * wm8750.c -- WM8750 ALSA SoC audio driver
  3. *
  4. * Copyright 2005 Openedhand Ltd.
  5. *
  6. * Author: Richard Purdie <richard@openedhand.com>
  7. *
  8. * Based on WM8753.c
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/moduleparam.h>
  16. #include <linux/init.h>
  17. #include <linux/delay.h>
  18. #include <linux/pm.h>
  19. #include <linux/i2c.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/spi/spi.h>
  22. #include <sound/core.h>
  23. #include <sound/pcm.h>
  24. #include <sound/pcm_params.h>
  25. #include <sound/soc.h>
  26. #include <sound/soc-dapm.h>
  27. #include <sound/initval.h>
  28. #include "wm8750.h"
  29. /* codec private data */
  30. struct wm8750_priv {
  31. unsigned int sysclk;
  32. };
  33. /*
  34. * wm8750 register cache
  35. * We can't read the WM8750 register space when we
  36. * are using 2 wire for device control, so we cache them instead.
  37. */
  38. static const u16 wm8750_reg[] = {
  39. 0x0097, 0x0097, 0x0079, 0x0079, /* 0 */
  40. 0x0000, 0x0008, 0x0000, 0x000a, /* 4 */
  41. 0x0000, 0x0000, 0x00ff, 0x00ff, /* 8 */
  42. 0x000f, 0x000f, 0x0000, 0x0000, /* 12 */
  43. 0x0000, 0x007b, 0x0000, 0x0032, /* 16 */
  44. 0x0000, 0x00c3, 0x00c3, 0x00c0, /* 20 */
  45. 0x0000, 0x0000, 0x0000, 0x0000, /* 24 */
  46. 0x0000, 0x0000, 0x0000, 0x0000, /* 28 */
  47. 0x0000, 0x0000, 0x0050, 0x0050, /* 32 */
  48. 0x0050, 0x0050, 0x0050, 0x0050, /* 36 */
  49. 0x0079, 0x0079, 0x0079, /* 40 */
  50. };
  51. #define wm8750_reset(c) snd_soc_write(c, WM8750_RESET, 0)
  52. /*
  53. * WM8750 Controls
  54. */
  55. static const char *wm8750_bass[] = {"Linear Control", "Adaptive Boost"};
  56. static const char *wm8750_bass_filter[] = { "130Hz @ 48kHz", "200Hz @ 48kHz" };
  57. static const char *wm8750_treble[] = {"8kHz", "4kHz"};
  58. static const char *wm8750_3d_lc[] = {"200Hz", "500Hz"};
  59. static const char *wm8750_3d_uc[] = {"2.2kHz", "1.5kHz"};
  60. static const char *wm8750_3d_func[] = {"Capture", "Playback"};
  61. static const char *wm8750_alc_func[] = {"Off", "Right", "Left", "Stereo"};
  62. static const char *wm8750_ng_type[] = {"Constant PGA Gain",
  63. "Mute ADC Output"};
  64. static const char *wm8750_line_mux[] = {"Line 1", "Line 2", "Line 3", "PGA",
  65. "Differential"};
  66. static const char *wm8750_pga_sel[] = {"Line 1", "Line 2", "Line 3",
  67. "Differential"};
  68. static const char *wm8750_out3[] = {"VREF", "ROUT1 + Vol", "MonoOut",
  69. "ROUT1"};
  70. static const char *wm8750_diff_sel[] = {"Line 1", "Line 2"};
  71. static const char *wm8750_adcpol[] = {"Normal", "L Invert", "R Invert",
  72. "L + R Invert"};
  73. static const char *wm8750_deemph[] = {"None", "32Khz", "44.1Khz", "48Khz"};
  74. static const char *wm8750_mono_mux[] = {"Stereo", "Mono (Left)",
  75. "Mono (Right)", "Digital Mono"};
  76. static const struct soc_enum wm8750_enum[] = {
  77. SOC_ENUM_SINGLE(WM8750_BASS, 7, 2, wm8750_bass),
  78. SOC_ENUM_SINGLE(WM8750_BASS, 6, 2, wm8750_bass_filter),
  79. SOC_ENUM_SINGLE(WM8750_TREBLE, 6, 2, wm8750_treble),
  80. SOC_ENUM_SINGLE(WM8750_3D, 5, 2, wm8750_3d_lc),
  81. SOC_ENUM_SINGLE(WM8750_3D, 6, 2, wm8750_3d_uc),
  82. SOC_ENUM_SINGLE(WM8750_3D, 7, 2, wm8750_3d_func),
  83. SOC_ENUM_SINGLE(WM8750_ALC1, 7, 4, wm8750_alc_func),
  84. SOC_ENUM_SINGLE(WM8750_NGATE, 1, 2, wm8750_ng_type),
  85. SOC_ENUM_SINGLE(WM8750_LOUTM1, 0, 5, wm8750_line_mux),
  86. SOC_ENUM_SINGLE(WM8750_ROUTM1, 0, 5, wm8750_line_mux),
  87. SOC_ENUM_SINGLE(WM8750_LADCIN, 6, 4, wm8750_pga_sel), /* 10 */
  88. SOC_ENUM_SINGLE(WM8750_RADCIN, 6, 4, wm8750_pga_sel),
  89. SOC_ENUM_SINGLE(WM8750_ADCTL2, 7, 4, wm8750_out3),
  90. SOC_ENUM_SINGLE(WM8750_ADCIN, 8, 2, wm8750_diff_sel),
  91. SOC_ENUM_SINGLE(WM8750_ADCDAC, 5, 4, wm8750_adcpol),
  92. SOC_ENUM_SINGLE(WM8750_ADCDAC, 1, 4, wm8750_deemph),
  93. SOC_ENUM_SINGLE(WM8750_ADCIN, 6, 4, wm8750_mono_mux), /* 16 */
  94. };
  95. static const struct snd_kcontrol_new wm8750_snd_controls[] = {
  96. SOC_DOUBLE_R("Capture Volume", WM8750_LINVOL, WM8750_RINVOL, 0, 63, 0),
  97. SOC_DOUBLE_R("Capture ZC Switch", WM8750_LINVOL, WM8750_RINVOL, 6, 1, 0),
  98. SOC_DOUBLE_R("Capture Switch", WM8750_LINVOL, WM8750_RINVOL, 7, 1, 1),
  99. SOC_DOUBLE_R("Headphone Playback ZC Switch", WM8750_LOUT1V,
  100. WM8750_ROUT1V, 7, 1, 0),
  101. SOC_DOUBLE_R("Speaker Playback ZC Switch", WM8750_LOUT2V,
  102. WM8750_ROUT2V, 7, 1, 0),
  103. SOC_ENUM("Playback De-emphasis", wm8750_enum[15]),
  104. SOC_ENUM("Capture Polarity", wm8750_enum[14]),
  105. SOC_SINGLE("Playback 6dB Attenuate", WM8750_ADCDAC, 7, 1, 0),
  106. SOC_SINGLE("Capture 6dB Attenuate", WM8750_ADCDAC, 8, 1, 0),
  107. SOC_DOUBLE_R("PCM Volume", WM8750_LDAC, WM8750_RDAC, 0, 255, 0),
  108. SOC_ENUM("Bass Boost", wm8750_enum[0]),
  109. SOC_ENUM("Bass Filter", wm8750_enum[1]),
  110. SOC_SINGLE("Bass Volume", WM8750_BASS, 0, 15, 1),
  111. SOC_SINGLE("Treble Volume", WM8750_TREBLE, 0, 15, 1),
  112. SOC_ENUM("Treble Cut-off", wm8750_enum[2]),
  113. SOC_SINGLE("3D Switch", WM8750_3D, 0, 1, 0),
  114. SOC_SINGLE("3D Volume", WM8750_3D, 1, 15, 0),
  115. SOC_ENUM("3D Lower Cut-off", wm8750_enum[3]),
  116. SOC_ENUM("3D Upper Cut-off", wm8750_enum[4]),
  117. SOC_ENUM("3D Mode", wm8750_enum[5]),
  118. SOC_SINGLE("ALC Capture Target Volume", WM8750_ALC1, 0, 7, 0),
  119. SOC_SINGLE("ALC Capture Max Volume", WM8750_ALC1, 4, 7, 0),
  120. SOC_ENUM("ALC Capture Function", wm8750_enum[6]),
  121. SOC_SINGLE("ALC Capture ZC Switch", WM8750_ALC2, 7, 1, 0),
  122. SOC_SINGLE("ALC Capture Hold Time", WM8750_ALC2, 0, 15, 0),
  123. SOC_SINGLE("ALC Capture Decay Time", WM8750_ALC3, 4, 15, 0),
  124. SOC_SINGLE("ALC Capture Attack Time", WM8750_ALC3, 0, 15, 0),
  125. SOC_SINGLE("ALC Capture NG Threshold", WM8750_NGATE, 3, 31, 0),
  126. SOC_ENUM("ALC Capture NG Type", wm8750_enum[4]),
  127. SOC_SINGLE("ALC Capture NG Switch", WM8750_NGATE, 0, 1, 0),
  128. SOC_SINGLE("Left ADC Capture Volume", WM8750_LADC, 0, 255, 0),
  129. SOC_SINGLE("Right ADC Capture Volume", WM8750_RADC, 0, 255, 0),
  130. SOC_SINGLE("ZC Timeout Switch", WM8750_ADCTL1, 0, 1, 0),
  131. SOC_SINGLE("Playback Invert Switch", WM8750_ADCTL1, 1, 1, 0),
  132. SOC_SINGLE("Right Speaker Playback Invert Switch", WM8750_ADCTL2, 4, 1, 0),
  133. /* Unimplemented */
  134. /* ADCDAC Bit 0 - ADCHPD */
  135. /* ADCDAC Bit 4 - HPOR */
  136. /* ADCTL1 Bit 2,3 - DATSEL */
  137. /* ADCTL1 Bit 4,5 - DMONOMIX */
  138. /* ADCTL1 Bit 6,7 - VSEL */
  139. /* ADCTL2 Bit 2 - LRCM */
  140. /* ADCTL2 Bit 3 - TRI */
  141. /* ADCTL3 Bit 5 - HPFLREN */
  142. /* ADCTL3 Bit 6 - VROI */
  143. /* ADCTL3 Bit 7,8 - ADCLRM */
  144. /* ADCIN Bit 4 - LDCM */
  145. /* ADCIN Bit 5 - RDCM */
  146. SOC_DOUBLE_R("Mic Boost", WM8750_LADCIN, WM8750_RADCIN, 4, 3, 0),
  147. SOC_DOUBLE_R("Bypass Left Playback Volume", WM8750_LOUTM1,
  148. WM8750_LOUTM2, 4, 7, 1),
  149. SOC_DOUBLE_R("Bypass Right Playback Volume", WM8750_ROUTM1,
  150. WM8750_ROUTM2, 4, 7, 1),
  151. SOC_DOUBLE_R("Bypass Mono Playback Volume", WM8750_MOUTM1,
  152. WM8750_MOUTM2, 4, 7, 1),
  153. SOC_SINGLE("Mono Playback ZC Switch", WM8750_MOUTV, 7, 1, 0),
  154. SOC_DOUBLE_R("Headphone Playback Volume", WM8750_LOUT1V, WM8750_ROUT1V,
  155. 0, 127, 0),
  156. SOC_DOUBLE_R("Speaker Playback Volume", WM8750_LOUT2V, WM8750_ROUT2V,
  157. 0, 127, 0),
  158. SOC_SINGLE("Mono Playback Volume", WM8750_MOUTV, 0, 127, 0),
  159. };
  160. /*
  161. * DAPM Controls
  162. */
  163. /* Left Mixer */
  164. static const struct snd_kcontrol_new wm8750_left_mixer_controls[] = {
  165. SOC_DAPM_SINGLE("Playback Switch", WM8750_LOUTM1, 8, 1, 0),
  166. SOC_DAPM_SINGLE("Left Bypass Switch", WM8750_LOUTM1, 7, 1, 0),
  167. SOC_DAPM_SINGLE("Right Playback Switch", WM8750_LOUTM2, 8, 1, 0),
  168. SOC_DAPM_SINGLE("Right Bypass Switch", WM8750_LOUTM2, 7, 1, 0),
  169. };
  170. /* Right Mixer */
  171. static const struct snd_kcontrol_new wm8750_right_mixer_controls[] = {
  172. SOC_DAPM_SINGLE("Left Playback Switch", WM8750_ROUTM1, 8, 1, 0),
  173. SOC_DAPM_SINGLE("Left Bypass Switch", WM8750_ROUTM1, 7, 1, 0),
  174. SOC_DAPM_SINGLE("Playback Switch", WM8750_ROUTM2, 8, 1, 0),
  175. SOC_DAPM_SINGLE("Right Bypass Switch", WM8750_ROUTM2, 7, 1, 0),
  176. };
  177. /* Mono Mixer */
  178. static const struct snd_kcontrol_new wm8750_mono_mixer_controls[] = {
  179. SOC_DAPM_SINGLE("Left Playback Switch", WM8750_MOUTM1, 8, 1, 0),
  180. SOC_DAPM_SINGLE("Left Bypass Switch", WM8750_MOUTM1, 7, 1, 0),
  181. SOC_DAPM_SINGLE("Right Playback Switch", WM8750_MOUTM2, 8, 1, 0),
  182. SOC_DAPM_SINGLE("Right Bypass Switch", WM8750_MOUTM2, 7, 1, 0),
  183. };
  184. /* Left Line Mux */
  185. static const struct snd_kcontrol_new wm8750_left_line_controls =
  186. SOC_DAPM_ENUM("Route", wm8750_enum[8]);
  187. /* Right Line Mux */
  188. static const struct snd_kcontrol_new wm8750_right_line_controls =
  189. SOC_DAPM_ENUM("Route", wm8750_enum[9]);
  190. /* Left PGA Mux */
  191. static const struct snd_kcontrol_new wm8750_left_pga_controls =
  192. SOC_DAPM_ENUM("Route", wm8750_enum[10]);
  193. /* Right PGA Mux */
  194. static const struct snd_kcontrol_new wm8750_right_pga_controls =
  195. SOC_DAPM_ENUM("Route", wm8750_enum[11]);
  196. /* Out 3 Mux */
  197. static const struct snd_kcontrol_new wm8750_out3_controls =
  198. SOC_DAPM_ENUM("Route", wm8750_enum[12]);
  199. /* Differential Mux */
  200. static const struct snd_kcontrol_new wm8750_diffmux_controls =
  201. SOC_DAPM_ENUM("Route", wm8750_enum[13]);
  202. /* Mono ADC Mux */
  203. static const struct snd_kcontrol_new wm8750_monomux_controls =
  204. SOC_DAPM_ENUM("Route", wm8750_enum[16]);
  205. static const struct snd_soc_dapm_widget wm8750_dapm_widgets[] = {
  206. SND_SOC_DAPM_MIXER("Left Mixer", SND_SOC_NOPM, 0, 0,
  207. &wm8750_left_mixer_controls[0],
  208. ARRAY_SIZE(wm8750_left_mixer_controls)),
  209. SND_SOC_DAPM_MIXER("Right Mixer", SND_SOC_NOPM, 0, 0,
  210. &wm8750_right_mixer_controls[0],
  211. ARRAY_SIZE(wm8750_right_mixer_controls)),
  212. SND_SOC_DAPM_MIXER("Mono Mixer", WM8750_PWR2, 2, 0,
  213. &wm8750_mono_mixer_controls[0],
  214. ARRAY_SIZE(wm8750_mono_mixer_controls)),
  215. SND_SOC_DAPM_PGA("Right Out 2", WM8750_PWR2, 3, 0, NULL, 0),
  216. SND_SOC_DAPM_PGA("Left Out 2", WM8750_PWR2, 4, 0, NULL, 0),
  217. SND_SOC_DAPM_PGA("Right Out 1", WM8750_PWR2, 5, 0, NULL, 0),
  218. SND_SOC_DAPM_PGA("Left Out 1", WM8750_PWR2, 6, 0, NULL, 0),
  219. SND_SOC_DAPM_DAC("Right DAC", "Right Playback", WM8750_PWR2, 7, 0),
  220. SND_SOC_DAPM_DAC("Left DAC", "Left Playback", WM8750_PWR2, 8, 0),
  221. SND_SOC_DAPM_MICBIAS("Mic Bias", WM8750_PWR1, 1, 0),
  222. SND_SOC_DAPM_ADC("Right ADC", "Right Capture", WM8750_PWR1, 2, 0),
  223. SND_SOC_DAPM_ADC("Left ADC", "Left Capture", WM8750_PWR1, 3, 0),
  224. SND_SOC_DAPM_MUX("Left PGA Mux", WM8750_PWR1, 5, 0,
  225. &wm8750_left_pga_controls),
  226. SND_SOC_DAPM_MUX("Right PGA Mux", WM8750_PWR1, 4, 0,
  227. &wm8750_right_pga_controls),
  228. SND_SOC_DAPM_MUX("Left Line Mux", SND_SOC_NOPM, 0, 0,
  229. &wm8750_left_line_controls),
  230. SND_SOC_DAPM_MUX("Right Line Mux", SND_SOC_NOPM, 0, 0,
  231. &wm8750_right_line_controls),
  232. SND_SOC_DAPM_MUX("Out3 Mux", SND_SOC_NOPM, 0, 0, &wm8750_out3_controls),
  233. SND_SOC_DAPM_PGA("Out 3", WM8750_PWR2, 1, 0, NULL, 0),
  234. SND_SOC_DAPM_PGA("Mono Out 1", WM8750_PWR2, 2, 0, NULL, 0),
  235. SND_SOC_DAPM_MUX("Differential Mux", SND_SOC_NOPM, 0, 0,
  236. &wm8750_diffmux_controls),
  237. SND_SOC_DAPM_MUX("Left ADC Mux", SND_SOC_NOPM, 0, 0,
  238. &wm8750_monomux_controls),
  239. SND_SOC_DAPM_MUX("Right ADC Mux", SND_SOC_NOPM, 0, 0,
  240. &wm8750_monomux_controls),
  241. SND_SOC_DAPM_OUTPUT("LOUT1"),
  242. SND_SOC_DAPM_OUTPUT("ROUT1"),
  243. SND_SOC_DAPM_OUTPUT("LOUT2"),
  244. SND_SOC_DAPM_OUTPUT("ROUT2"),
  245. SND_SOC_DAPM_OUTPUT("MONO1"),
  246. SND_SOC_DAPM_OUTPUT("OUT3"),
  247. SND_SOC_DAPM_OUTPUT("VREF"),
  248. SND_SOC_DAPM_INPUT("LINPUT1"),
  249. SND_SOC_DAPM_INPUT("LINPUT2"),
  250. SND_SOC_DAPM_INPUT("LINPUT3"),
  251. SND_SOC_DAPM_INPUT("RINPUT1"),
  252. SND_SOC_DAPM_INPUT("RINPUT2"),
  253. SND_SOC_DAPM_INPUT("RINPUT3"),
  254. };
  255. static const struct snd_soc_dapm_route audio_map[] = {
  256. /* left mixer */
  257. {"Left Mixer", "Playback Switch", "Left DAC"},
  258. {"Left Mixer", "Left Bypass Switch", "Left Line Mux"},
  259. {"Left Mixer", "Right Playback Switch", "Right DAC"},
  260. {"Left Mixer", "Right Bypass Switch", "Right Line Mux"},
  261. /* right mixer */
  262. {"Right Mixer", "Left Playback Switch", "Left DAC"},
  263. {"Right Mixer", "Left Bypass Switch", "Left Line Mux"},
  264. {"Right Mixer", "Playback Switch", "Right DAC"},
  265. {"Right Mixer", "Right Bypass Switch", "Right Line Mux"},
  266. /* left out 1 */
  267. {"Left Out 1", NULL, "Left Mixer"},
  268. {"LOUT1", NULL, "Left Out 1"},
  269. /* left out 2 */
  270. {"Left Out 2", NULL, "Left Mixer"},
  271. {"LOUT2", NULL, "Left Out 2"},
  272. /* right out 1 */
  273. {"Right Out 1", NULL, "Right Mixer"},
  274. {"ROUT1", NULL, "Right Out 1"},
  275. /* right out 2 */
  276. {"Right Out 2", NULL, "Right Mixer"},
  277. {"ROUT2", NULL, "Right Out 2"},
  278. /* mono mixer */
  279. {"Mono Mixer", "Left Playback Switch", "Left DAC"},
  280. {"Mono Mixer", "Left Bypass Switch", "Left Line Mux"},
  281. {"Mono Mixer", "Right Playback Switch", "Right DAC"},
  282. {"Mono Mixer", "Right Bypass Switch", "Right Line Mux"},
  283. /* mono out */
  284. {"Mono Out 1", NULL, "Mono Mixer"},
  285. {"MONO1", NULL, "Mono Out 1"},
  286. /* out 3 */
  287. {"Out3 Mux", "VREF", "VREF"},
  288. {"Out3 Mux", "ROUT1 + Vol", "ROUT1"},
  289. {"Out3 Mux", "ROUT1", "Right Mixer"},
  290. {"Out3 Mux", "MonoOut", "MONO1"},
  291. {"Out 3", NULL, "Out3 Mux"},
  292. {"OUT3", NULL, "Out 3"},
  293. /* Left Line Mux */
  294. {"Left Line Mux", "Line 1", "LINPUT1"},
  295. {"Left Line Mux", "Line 2", "LINPUT2"},
  296. {"Left Line Mux", "Line 3", "LINPUT3"},
  297. {"Left Line Mux", "PGA", "Left PGA Mux"},
  298. {"Left Line Mux", "Differential", "Differential Mux"},
  299. /* Right Line Mux */
  300. {"Right Line Mux", "Line 1", "RINPUT1"},
  301. {"Right Line Mux", "Line 2", "RINPUT2"},
  302. {"Right Line Mux", "Line 3", "RINPUT3"},
  303. {"Right Line Mux", "PGA", "Right PGA Mux"},
  304. {"Right Line Mux", "Differential", "Differential Mux"},
  305. /* Left PGA Mux */
  306. {"Left PGA Mux", "Line 1", "LINPUT1"},
  307. {"Left PGA Mux", "Line 2", "LINPUT2"},
  308. {"Left PGA Mux", "Line 3", "LINPUT3"},
  309. {"Left PGA Mux", "Differential", "Differential Mux"},
  310. /* Right PGA Mux */
  311. {"Right PGA Mux", "Line 1", "RINPUT1"},
  312. {"Right PGA Mux", "Line 2", "RINPUT2"},
  313. {"Right PGA Mux", "Line 3", "RINPUT3"},
  314. {"Right PGA Mux", "Differential", "Differential Mux"},
  315. /* Differential Mux */
  316. {"Differential Mux", "Line 1", "LINPUT1"},
  317. {"Differential Mux", "Line 1", "RINPUT1"},
  318. {"Differential Mux", "Line 2", "LINPUT2"},
  319. {"Differential Mux", "Line 2", "RINPUT2"},
  320. /* Left ADC Mux */
  321. {"Left ADC Mux", "Stereo", "Left PGA Mux"},
  322. {"Left ADC Mux", "Mono (Left)", "Left PGA Mux"},
  323. {"Left ADC Mux", "Digital Mono", "Left PGA Mux"},
  324. /* Right ADC Mux */
  325. {"Right ADC Mux", "Stereo", "Right PGA Mux"},
  326. {"Right ADC Mux", "Mono (Right)", "Right PGA Mux"},
  327. {"Right ADC Mux", "Digital Mono", "Right PGA Mux"},
  328. /* ADC */
  329. {"Left ADC", NULL, "Left ADC Mux"},
  330. {"Right ADC", NULL, "Right ADC Mux"},
  331. };
  332. static int wm8750_add_widgets(struct snd_soc_codec *codec)
  333. {
  334. snd_soc_dapm_new_controls(codec, wm8750_dapm_widgets,
  335. ARRAY_SIZE(wm8750_dapm_widgets));
  336. snd_soc_dapm_add_routes(codec, audio_map, ARRAY_SIZE(audio_map));
  337. return 0;
  338. }
  339. struct _coeff_div {
  340. u32 mclk;
  341. u32 rate;
  342. u16 fs;
  343. u8 sr:5;
  344. u8 usb:1;
  345. };
  346. /* codec hifi mclk clock divider coefficients */
  347. static const struct _coeff_div coeff_div[] = {
  348. /* 8k */
  349. {12288000, 8000, 1536, 0x6, 0x0},
  350. {11289600, 8000, 1408, 0x16, 0x0},
  351. {18432000, 8000, 2304, 0x7, 0x0},
  352. {16934400, 8000, 2112, 0x17, 0x0},
  353. {12000000, 8000, 1500, 0x6, 0x1},
  354. /* 11.025k */
  355. {11289600, 11025, 1024, 0x18, 0x0},
  356. {16934400, 11025, 1536, 0x19, 0x0},
  357. {12000000, 11025, 1088, 0x19, 0x1},
  358. /* 16k */
  359. {12288000, 16000, 768, 0xa, 0x0},
  360. {18432000, 16000, 1152, 0xb, 0x0},
  361. {12000000, 16000, 750, 0xa, 0x1},
  362. /* 22.05k */
  363. {11289600, 22050, 512, 0x1a, 0x0},
  364. {16934400, 22050, 768, 0x1b, 0x0},
  365. {12000000, 22050, 544, 0x1b, 0x1},
  366. /* 32k */
  367. {12288000, 32000, 384, 0xc, 0x0},
  368. {18432000, 32000, 576, 0xd, 0x0},
  369. {12000000, 32000, 375, 0xa, 0x1},
  370. /* 44.1k */
  371. {11289600, 44100, 256, 0x10, 0x0},
  372. {16934400, 44100, 384, 0x11, 0x0},
  373. {12000000, 44100, 272, 0x11, 0x1},
  374. /* 48k */
  375. {12288000, 48000, 256, 0x0, 0x0},
  376. {18432000, 48000, 384, 0x1, 0x0},
  377. {12000000, 48000, 250, 0x0, 0x1},
  378. /* 88.2k */
  379. {11289600, 88200, 128, 0x1e, 0x0},
  380. {16934400, 88200, 192, 0x1f, 0x0},
  381. {12000000, 88200, 136, 0x1f, 0x1},
  382. /* 96k */
  383. {12288000, 96000, 128, 0xe, 0x0},
  384. {18432000, 96000, 192, 0xf, 0x0},
  385. {12000000, 96000, 125, 0xe, 0x1},
  386. };
  387. static inline int get_coeff(int mclk, int rate)
  388. {
  389. int i;
  390. for (i = 0; i < ARRAY_SIZE(coeff_div); i++) {
  391. if (coeff_div[i].rate == rate && coeff_div[i].mclk == mclk)
  392. return i;
  393. }
  394. printk(KERN_ERR "wm8750: could not get coeff for mclk %d @ rate %d\n",
  395. mclk, rate);
  396. return -EINVAL;
  397. }
  398. static int wm8750_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  399. int clk_id, unsigned int freq, int dir)
  400. {
  401. struct snd_soc_codec *codec = codec_dai->codec;
  402. struct wm8750_priv *wm8750 = codec->private_data;
  403. switch (freq) {
  404. case 11289600:
  405. case 12000000:
  406. case 12288000:
  407. case 16934400:
  408. case 18432000:
  409. wm8750->sysclk = freq;
  410. return 0;
  411. }
  412. return -EINVAL;
  413. }
  414. static int wm8750_set_dai_fmt(struct snd_soc_dai *codec_dai,
  415. unsigned int fmt)
  416. {
  417. struct snd_soc_codec *codec = codec_dai->codec;
  418. u16 iface = 0;
  419. /* set master/slave audio interface */
  420. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  421. case SND_SOC_DAIFMT_CBM_CFM:
  422. iface = 0x0040;
  423. break;
  424. case SND_SOC_DAIFMT_CBS_CFS:
  425. break;
  426. default:
  427. return -EINVAL;
  428. }
  429. /* interface format */
  430. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  431. case SND_SOC_DAIFMT_I2S:
  432. iface |= 0x0002;
  433. break;
  434. case SND_SOC_DAIFMT_RIGHT_J:
  435. break;
  436. case SND_SOC_DAIFMT_LEFT_J:
  437. iface |= 0x0001;
  438. break;
  439. case SND_SOC_DAIFMT_DSP_A:
  440. iface |= 0x0003;
  441. break;
  442. case SND_SOC_DAIFMT_DSP_B:
  443. iface |= 0x0013;
  444. break;
  445. default:
  446. return -EINVAL;
  447. }
  448. /* clock inversion */
  449. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  450. case SND_SOC_DAIFMT_NB_NF:
  451. break;
  452. case SND_SOC_DAIFMT_IB_IF:
  453. iface |= 0x0090;
  454. break;
  455. case SND_SOC_DAIFMT_IB_NF:
  456. iface |= 0x0080;
  457. break;
  458. case SND_SOC_DAIFMT_NB_IF:
  459. iface |= 0x0010;
  460. break;
  461. default:
  462. return -EINVAL;
  463. }
  464. snd_soc_write(codec, WM8750_IFACE, iface);
  465. return 0;
  466. }
  467. static int wm8750_pcm_hw_params(struct snd_pcm_substream *substream,
  468. struct snd_pcm_hw_params *params,
  469. struct snd_soc_dai *dai)
  470. {
  471. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  472. struct snd_soc_device *socdev = rtd->socdev;
  473. struct snd_soc_codec *codec = socdev->card->codec;
  474. struct wm8750_priv *wm8750 = codec->private_data;
  475. u16 iface = snd_soc_read(codec, WM8750_IFACE) & 0x1f3;
  476. u16 srate = snd_soc_read(codec, WM8750_SRATE) & 0x1c0;
  477. int coeff = get_coeff(wm8750->sysclk, params_rate(params));
  478. /* bit size */
  479. switch (params_format(params)) {
  480. case SNDRV_PCM_FORMAT_S16_LE:
  481. break;
  482. case SNDRV_PCM_FORMAT_S20_3LE:
  483. iface |= 0x0004;
  484. break;
  485. case SNDRV_PCM_FORMAT_S24_LE:
  486. iface |= 0x0008;
  487. break;
  488. case SNDRV_PCM_FORMAT_S32_LE:
  489. iface |= 0x000c;
  490. break;
  491. }
  492. /* set iface & srate */
  493. snd_soc_write(codec, WM8750_IFACE, iface);
  494. if (coeff >= 0)
  495. snd_soc_write(codec, WM8750_SRATE, srate |
  496. (coeff_div[coeff].sr << 1) | coeff_div[coeff].usb);
  497. return 0;
  498. }
  499. static int wm8750_mute(struct snd_soc_dai *dai, int mute)
  500. {
  501. struct snd_soc_codec *codec = dai->codec;
  502. u16 mute_reg = snd_soc_read(codec, WM8750_ADCDAC) & 0xfff7;
  503. if (mute)
  504. snd_soc_write(codec, WM8750_ADCDAC, mute_reg | 0x8);
  505. else
  506. snd_soc_write(codec, WM8750_ADCDAC, mute_reg);
  507. return 0;
  508. }
  509. static int wm8750_set_bias_level(struct snd_soc_codec *codec,
  510. enum snd_soc_bias_level level)
  511. {
  512. u16 pwr_reg = snd_soc_read(codec, WM8750_PWR1) & 0xfe3e;
  513. switch (level) {
  514. case SND_SOC_BIAS_ON:
  515. /* set vmid to 50k and unmute dac */
  516. snd_soc_write(codec, WM8750_PWR1, pwr_reg | 0x00c0);
  517. break;
  518. case SND_SOC_BIAS_PREPARE:
  519. /* set vmid to 5k for quick power up */
  520. snd_soc_write(codec, WM8750_PWR1, pwr_reg | 0x01c1);
  521. break;
  522. case SND_SOC_BIAS_STANDBY:
  523. /* mute dac and set vmid to 500k, enable VREF */
  524. snd_soc_write(codec, WM8750_PWR1, pwr_reg | 0x0141);
  525. break;
  526. case SND_SOC_BIAS_OFF:
  527. snd_soc_write(codec, WM8750_PWR1, 0x0001);
  528. break;
  529. }
  530. codec->bias_level = level;
  531. return 0;
  532. }
  533. #define WM8750_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\
  534. SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_44100 | \
  535. SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)
  536. #define WM8750_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
  537. SNDRV_PCM_FMTBIT_S24_LE)
  538. static struct snd_soc_dai_ops wm8750_dai_ops = {
  539. .hw_params = wm8750_pcm_hw_params,
  540. .digital_mute = wm8750_mute,
  541. .set_fmt = wm8750_set_dai_fmt,
  542. .set_sysclk = wm8750_set_dai_sysclk,
  543. };
  544. struct snd_soc_dai wm8750_dai = {
  545. .name = "WM8750",
  546. .playback = {
  547. .stream_name = "Playback",
  548. .channels_min = 1,
  549. .channels_max = 2,
  550. .rates = WM8750_RATES,
  551. .formats = WM8750_FORMATS,},
  552. .capture = {
  553. .stream_name = "Capture",
  554. .channels_min = 1,
  555. .channels_max = 2,
  556. .rates = WM8750_RATES,
  557. .formats = WM8750_FORMATS,},
  558. .ops = &wm8750_dai_ops,
  559. };
  560. EXPORT_SYMBOL_GPL(wm8750_dai);
  561. static void wm8750_work(struct work_struct *work)
  562. {
  563. struct snd_soc_codec *codec =
  564. container_of(work, struct snd_soc_codec, delayed_work.work);
  565. wm8750_set_bias_level(codec, codec->bias_level);
  566. }
  567. static int wm8750_suspend(struct platform_device *pdev, pm_message_t state)
  568. {
  569. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  570. struct snd_soc_codec *codec = socdev->card->codec;
  571. wm8750_set_bias_level(codec, SND_SOC_BIAS_OFF);
  572. return 0;
  573. }
  574. static int wm8750_resume(struct platform_device *pdev)
  575. {
  576. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  577. struct snd_soc_codec *codec = socdev->card->codec;
  578. int i;
  579. u8 data[2];
  580. u16 *cache = codec->reg_cache;
  581. /* Sync reg_cache with the hardware */
  582. for (i = 0; i < ARRAY_SIZE(wm8750_reg); i++) {
  583. if (i == WM8750_RESET)
  584. continue;
  585. data[0] = (i << 1) | ((cache[i] >> 8) & 0x0001);
  586. data[1] = cache[i] & 0x00ff;
  587. codec->hw_write(codec->control_data, data, 2);
  588. }
  589. wm8750_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  590. /* charge wm8750 caps */
  591. if (codec->suspend_bias_level == SND_SOC_BIAS_ON) {
  592. wm8750_set_bias_level(codec, SND_SOC_BIAS_PREPARE);
  593. codec->bias_level = SND_SOC_BIAS_ON;
  594. schedule_delayed_work(&codec->delayed_work,
  595. msecs_to_jiffies(1000));
  596. }
  597. return 0;
  598. }
  599. /*
  600. * initialise the WM8750 driver
  601. * register the mixer and dsp interfaces with the kernel
  602. */
  603. static int wm8750_init(struct snd_soc_device *socdev,
  604. enum snd_soc_control_type control)
  605. {
  606. struct snd_soc_codec *codec = socdev->card->codec;
  607. int reg, ret = 0;
  608. codec->name = "WM8750";
  609. codec->owner = THIS_MODULE;
  610. codec->set_bias_level = wm8750_set_bias_level;
  611. codec->dai = &wm8750_dai;
  612. codec->num_dai = 1;
  613. codec->reg_cache_size = ARRAY_SIZE(wm8750_reg);
  614. codec->reg_cache = kmemdup(wm8750_reg, sizeof(wm8750_reg), GFP_KERNEL);
  615. if (codec->reg_cache == NULL)
  616. return -ENOMEM;
  617. ret = snd_soc_codec_set_cache_io(codec, 7, 9, control);
  618. if (ret < 0) {
  619. printk(KERN_ERR "wm8750: failed to set cache I/O: %d\n", ret);
  620. goto err;
  621. }
  622. ret = wm8750_reset(codec);
  623. if (ret < 0) {
  624. printk(KERN_ERR "wm8750: failed to reset: %d\n", ret);
  625. goto err;
  626. }
  627. /* register pcms */
  628. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  629. if (ret < 0) {
  630. printk(KERN_ERR "wm8750: failed to create pcms\n");
  631. goto err;
  632. }
  633. /* charge output caps */
  634. wm8750_set_bias_level(codec, SND_SOC_BIAS_PREPARE);
  635. codec->bias_level = SND_SOC_BIAS_STANDBY;
  636. schedule_delayed_work(&codec->delayed_work, msecs_to_jiffies(1000));
  637. /* set the update bits */
  638. reg = snd_soc_read(codec, WM8750_LDAC);
  639. snd_soc_write(codec, WM8750_LDAC, reg | 0x0100);
  640. reg = snd_soc_read(codec, WM8750_RDAC);
  641. snd_soc_write(codec, WM8750_RDAC, reg | 0x0100);
  642. reg = snd_soc_read(codec, WM8750_LOUT1V);
  643. snd_soc_write(codec, WM8750_LOUT1V, reg | 0x0100);
  644. reg = snd_soc_read(codec, WM8750_ROUT1V);
  645. snd_soc_write(codec, WM8750_ROUT1V, reg | 0x0100);
  646. reg = snd_soc_read(codec, WM8750_LOUT2V);
  647. snd_soc_write(codec, WM8750_LOUT2V, reg | 0x0100);
  648. reg = snd_soc_read(codec, WM8750_ROUT2V);
  649. snd_soc_write(codec, WM8750_ROUT2V, reg | 0x0100);
  650. reg = snd_soc_read(codec, WM8750_LINVOL);
  651. snd_soc_write(codec, WM8750_LINVOL, reg | 0x0100);
  652. reg = snd_soc_read(codec, WM8750_RINVOL);
  653. snd_soc_write(codec, WM8750_RINVOL, reg | 0x0100);
  654. snd_soc_add_controls(codec, wm8750_snd_controls,
  655. ARRAY_SIZE(wm8750_snd_controls));
  656. wm8750_add_widgets(codec);
  657. return ret;
  658. err:
  659. kfree(codec->reg_cache);
  660. return ret;
  661. }
  662. /* If the i2c layer weren't so broken, we could pass this kind of data
  663. around */
  664. static struct snd_soc_device *wm8750_socdev;
  665. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  666. /*
  667. * WM8750 2 wire address is determined by GPIO5
  668. * state during powerup.
  669. * low = 0x1a
  670. * high = 0x1b
  671. */
  672. static int wm8750_i2c_probe(struct i2c_client *i2c,
  673. const struct i2c_device_id *id)
  674. {
  675. struct snd_soc_device *socdev = wm8750_socdev;
  676. struct snd_soc_codec *codec = socdev->card->codec;
  677. int ret;
  678. i2c_set_clientdata(i2c, codec);
  679. codec->control_data = i2c;
  680. ret = wm8750_init(socdev, SND_SOC_I2C);
  681. if (ret < 0)
  682. pr_err("failed to initialise WM8750\n");
  683. return ret;
  684. }
  685. static int wm8750_i2c_remove(struct i2c_client *client)
  686. {
  687. struct snd_soc_codec *codec = i2c_get_clientdata(client);
  688. kfree(codec->reg_cache);
  689. return 0;
  690. }
  691. static const struct i2c_device_id wm8750_i2c_id[] = {
  692. { "wm8750", 0 },
  693. { }
  694. };
  695. MODULE_DEVICE_TABLE(i2c, wm8750_i2c_id);
  696. static struct i2c_driver wm8750_i2c_driver = {
  697. .driver = {
  698. .name = "WM8750 I2C Codec",
  699. .owner = THIS_MODULE,
  700. },
  701. .probe = wm8750_i2c_probe,
  702. .remove = wm8750_i2c_remove,
  703. .id_table = wm8750_i2c_id,
  704. };
  705. static int wm8750_add_i2c_device(struct platform_device *pdev,
  706. const struct wm8750_setup_data *setup)
  707. {
  708. struct i2c_board_info info;
  709. struct i2c_adapter *adapter;
  710. struct i2c_client *client;
  711. int ret;
  712. ret = i2c_add_driver(&wm8750_i2c_driver);
  713. if (ret != 0) {
  714. dev_err(&pdev->dev, "can't add i2c driver\n");
  715. return ret;
  716. }
  717. memset(&info, 0, sizeof(struct i2c_board_info));
  718. info.addr = setup->i2c_address;
  719. strlcpy(info.type, "wm8750", I2C_NAME_SIZE);
  720. adapter = i2c_get_adapter(setup->i2c_bus);
  721. if (!adapter) {
  722. dev_err(&pdev->dev, "can't get i2c adapter %d\n",
  723. setup->i2c_bus);
  724. goto err_driver;
  725. }
  726. client = i2c_new_device(adapter, &info);
  727. i2c_put_adapter(adapter);
  728. if (!client) {
  729. dev_err(&pdev->dev, "can't add i2c device at 0x%x\n",
  730. (unsigned int)info.addr);
  731. goto err_driver;
  732. }
  733. return 0;
  734. err_driver:
  735. i2c_del_driver(&wm8750_i2c_driver);
  736. return -ENODEV;
  737. }
  738. #endif
  739. #if defined(CONFIG_SPI_MASTER)
  740. static int __devinit wm8750_spi_probe(struct spi_device *spi)
  741. {
  742. struct snd_soc_device *socdev = wm8750_socdev;
  743. struct snd_soc_codec *codec = socdev->card->codec;
  744. int ret;
  745. codec->control_data = spi;
  746. ret = wm8750_init(socdev, SND_SOC_SPI);
  747. if (ret < 0)
  748. dev_err(&spi->dev, "failed to initialise WM8750\n");
  749. return ret;
  750. }
  751. static int __devexit wm8750_spi_remove(struct spi_device *spi)
  752. {
  753. return 0;
  754. }
  755. static struct spi_driver wm8750_spi_driver = {
  756. .driver = {
  757. .name = "wm8750",
  758. .bus = &spi_bus_type,
  759. .owner = THIS_MODULE,
  760. },
  761. .probe = wm8750_spi_probe,
  762. .remove = __devexit_p(wm8750_spi_remove),
  763. };
  764. #endif
  765. static int wm8750_probe(struct platform_device *pdev)
  766. {
  767. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  768. struct wm8750_setup_data *setup = socdev->codec_data;
  769. struct snd_soc_codec *codec;
  770. struct wm8750_priv *wm8750;
  771. int ret;
  772. codec = kzalloc(sizeof(struct snd_soc_codec), GFP_KERNEL);
  773. if (codec == NULL)
  774. return -ENOMEM;
  775. wm8750 = kzalloc(sizeof(struct wm8750_priv), GFP_KERNEL);
  776. if (wm8750 == NULL) {
  777. kfree(codec);
  778. return -ENOMEM;
  779. }
  780. codec->private_data = wm8750;
  781. socdev->card->codec = codec;
  782. mutex_init(&codec->mutex);
  783. INIT_LIST_HEAD(&codec->dapm_widgets);
  784. INIT_LIST_HEAD(&codec->dapm_paths);
  785. wm8750_socdev = socdev;
  786. INIT_DELAYED_WORK(&codec->delayed_work, wm8750_work);
  787. ret = -ENODEV;
  788. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  789. if (setup->i2c_address) {
  790. ret = wm8750_add_i2c_device(pdev, setup);
  791. }
  792. #endif
  793. #if defined(CONFIG_SPI_MASTER)
  794. if (setup->spi) {
  795. ret = spi_register_driver(&wm8750_spi_driver);
  796. if (ret != 0)
  797. printk(KERN_ERR "can't add spi driver");
  798. }
  799. #endif
  800. if (ret != 0) {
  801. kfree(codec->private_data);
  802. kfree(codec);
  803. }
  804. return ret;
  805. }
  806. /*
  807. * This function forces any delayed work to be queued and run.
  808. */
  809. static int run_delayed_work(struct delayed_work *dwork)
  810. {
  811. int ret;
  812. /* cancel any work waiting to be queued. */
  813. ret = cancel_delayed_work(dwork);
  814. /* if there was any work waiting then we run it now and
  815. * wait for it's completion */
  816. if (ret) {
  817. schedule_delayed_work(dwork, 0);
  818. flush_scheduled_work();
  819. }
  820. return ret;
  821. }
  822. /* power down chip */
  823. static int wm8750_remove(struct platform_device *pdev)
  824. {
  825. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  826. struct snd_soc_codec *codec = socdev->card->codec;
  827. if (codec->control_data)
  828. wm8750_set_bias_level(codec, SND_SOC_BIAS_OFF);
  829. run_delayed_work(&codec->delayed_work);
  830. snd_soc_free_pcms(socdev);
  831. snd_soc_dapm_free(socdev);
  832. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  833. i2c_unregister_device(codec->control_data);
  834. i2c_del_driver(&wm8750_i2c_driver);
  835. #endif
  836. #if defined(CONFIG_SPI_MASTER)
  837. spi_unregister_driver(&wm8750_spi_driver);
  838. #endif
  839. kfree(codec->private_data);
  840. kfree(codec);
  841. return 0;
  842. }
  843. struct snd_soc_codec_device soc_codec_dev_wm8750 = {
  844. .probe = wm8750_probe,
  845. .remove = wm8750_remove,
  846. .suspend = wm8750_suspend,
  847. .resume = wm8750_resume,
  848. };
  849. EXPORT_SYMBOL_GPL(soc_codec_dev_wm8750);
  850. static int __init wm8750_modinit(void)
  851. {
  852. return snd_soc_register_dai(&wm8750_dai);
  853. }
  854. module_init(wm8750_modinit);
  855. static void __exit wm8750_exit(void)
  856. {
  857. snd_soc_unregister_dai(&wm8750_dai);
  858. }
  859. module_exit(wm8750_exit);
  860. MODULE_DESCRIPTION("ASoC WM8750 driver");
  861. MODULE_AUTHOR("Liam Girdwood");
  862. MODULE_LICENSE("GPL");