ibm_emac_debug.c 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /*
  2. * drivers/net/ibm_emac/ibm_emac_debug.c
  3. *
  4. * Driver for PowerPC 4xx on-chip ethernet controller, debug print routines.
  5. *
  6. * Copyright (c) 2004, 2005 Zultys Technologies
  7. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. *
  14. */
  15. #include <linux/config.h>
  16. #include <linux/init.h>
  17. #include <linux/module.h>
  18. #include <linux/kernel.h>
  19. #include <linux/netdevice.h>
  20. #include <linux/sysrq.h>
  21. #include <asm/io.h>
  22. #include "ibm_emac_core.h"
  23. static void emac_desc_dump(int idx, struct ocp_enet_private *p)
  24. {
  25. int i;
  26. printk("** EMAC%d TX BDs **\n"
  27. " tx_cnt = %d tx_slot = %d ack_slot = %d\n",
  28. idx, p->tx_cnt, p->tx_slot, p->ack_slot);
  29. for (i = 0; i < NUM_TX_BUFF / 2; ++i)
  30. printk
  31. ("bd[%2d] 0x%08x %c 0x%04x %4u - bd[%2d] 0x%08x %c 0x%04x %4u\n",
  32. i, p->tx_desc[i].data_ptr, p->tx_skb[i] ? 'V' : ' ',
  33. p->tx_desc[i].ctrl, p->tx_desc[i].data_len,
  34. NUM_TX_BUFF / 2 + i,
  35. p->tx_desc[NUM_TX_BUFF / 2 + i].data_ptr,
  36. p->tx_skb[NUM_TX_BUFF / 2 + i] ? 'V' : ' ',
  37. p->tx_desc[NUM_TX_BUFF / 2 + i].ctrl,
  38. p->tx_desc[NUM_TX_BUFF / 2 + i].data_len);
  39. printk("** EMAC%d RX BDs **\n"
  40. " rx_slot = %d rx_stopped = %d rx_skb_size = %d rx_sync_size = %d\n"
  41. " rx_sg_skb = 0x%p\n",
  42. idx, p->rx_slot, p->commac.rx_stopped, p->rx_skb_size,
  43. p->rx_sync_size, p->rx_sg_skb);
  44. for (i = 0; i < NUM_RX_BUFF / 2; ++i)
  45. printk
  46. ("bd[%2d] 0x%08x %c 0x%04x %4u - bd[%2d] 0x%08x %c 0x%04x %4u\n",
  47. i, p->rx_desc[i].data_ptr, p->rx_skb[i] ? 'V' : ' ',
  48. p->rx_desc[i].ctrl, p->rx_desc[i].data_len,
  49. NUM_RX_BUFF / 2 + i,
  50. p->rx_desc[NUM_RX_BUFF / 2 + i].data_ptr,
  51. p->rx_skb[NUM_RX_BUFF / 2 + i] ? 'V' : ' ',
  52. p->rx_desc[NUM_RX_BUFF / 2 + i].ctrl,
  53. p->rx_desc[NUM_RX_BUFF / 2 + i].data_len);
  54. }
  55. static void emac_mac_dump(int idx, struct ocp_enet_private *dev)
  56. {
  57. struct emac_regs __iomem *p = dev->emacp;
  58. printk("** EMAC%d registers **\n"
  59. "MR0 = 0x%08x MR1 = 0x%08x TMR0 = 0x%08x TMR1 = 0x%08x\n"
  60. "RMR = 0x%08x ISR = 0x%08x ISER = 0x%08x\n"
  61. "IAR = %04x%08x VTPID = 0x%04x VTCI = 0x%04x\n"
  62. "IAHT: 0x%04x 0x%04x 0x%04x 0x%04x "
  63. "GAHT: 0x%04x 0x%04x 0x%04x 0x%04x\n"
  64. "LSA = %04x%08x IPGVR = 0x%04x\n"
  65. "STACR = 0x%08x TRTR = 0x%08x RWMR = 0x%08x\n"
  66. "OCTX = 0x%08x OCRX = 0x%08x IPCR = 0x%08x\n",
  67. idx, in_be32(&p->mr0), in_be32(&p->mr1),
  68. in_be32(&p->tmr0), in_be32(&p->tmr1),
  69. in_be32(&p->rmr), in_be32(&p->isr), in_be32(&p->iser),
  70. in_be32(&p->iahr), in_be32(&p->ialr), in_be32(&p->vtpid),
  71. in_be32(&p->vtci),
  72. in_be32(&p->iaht1), in_be32(&p->iaht2), in_be32(&p->iaht3),
  73. in_be32(&p->iaht4),
  74. in_be32(&p->gaht1), in_be32(&p->gaht2), in_be32(&p->gaht3),
  75. in_be32(&p->gaht4),
  76. in_be32(&p->lsah), in_be32(&p->lsal), in_be32(&p->ipgvr),
  77. in_be32(&p->stacr), in_be32(&p->trtr), in_be32(&p->rwmr),
  78. in_be32(&p->octx), in_be32(&p->ocrx), in_be32(&p->ipcr)
  79. );
  80. emac_desc_dump(idx, dev);
  81. }
  82. static void emac_mal_dump(struct ibm_ocp_mal *mal)
  83. {
  84. struct ocp_func_mal_data *maldata = mal->def->additions;
  85. int i;
  86. printk("** MAL%d Registers **\n"
  87. "CFG = 0x%08x ESR = 0x%08x IER = 0x%08x\n"
  88. "TX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x\n"
  89. "RX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x\n",
  90. mal->def->index,
  91. get_mal_dcrn(mal, MAL_CFG), get_mal_dcrn(mal, MAL_ESR),
  92. get_mal_dcrn(mal, MAL_IER),
  93. get_mal_dcrn(mal, MAL_TXCASR), get_mal_dcrn(mal, MAL_TXCARR),
  94. get_mal_dcrn(mal, MAL_TXEOBISR), get_mal_dcrn(mal, MAL_TXDEIR),
  95. get_mal_dcrn(mal, MAL_RXCASR), get_mal_dcrn(mal, MAL_RXCARR),
  96. get_mal_dcrn(mal, MAL_RXEOBISR), get_mal_dcrn(mal, MAL_RXDEIR)
  97. );
  98. printk("TX|");
  99. for (i = 0; i < maldata->num_tx_chans; ++i) {
  100. if (i && !(i % 4))
  101. printk("\n ");
  102. printk("CTP%d = 0x%08x ", i, get_mal_dcrn(mal, MAL_TXCTPR(i)));
  103. }
  104. printk("\nRX|");
  105. for (i = 0; i < maldata->num_rx_chans; ++i) {
  106. if (i && !(i % 4))
  107. printk("\n ");
  108. printk("CTP%d = 0x%08x ", i, get_mal_dcrn(mal, MAL_RXCTPR(i)));
  109. }
  110. printk("\n ");
  111. for (i = 0; i < maldata->num_rx_chans; ++i) {
  112. u32 r = get_mal_dcrn(mal, MAL_RCBS(i));
  113. if (i && !(i % 3))
  114. printk("\n ");
  115. printk("RCBS%d = 0x%08x (%d) ", i, r, r * 16);
  116. }
  117. printk("\n");
  118. }
  119. static struct ocp_enet_private *__emacs[4];
  120. static struct ibm_ocp_mal *__mals[1];
  121. void emac_dbg_register(int idx, struct ocp_enet_private *dev)
  122. {
  123. unsigned long flags;
  124. if (idx >= sizeof(__emacs) / sizeof(__emacs[0])) {
  125. printk(KERN_WARNING
  126. "invalid index %d when registering EMAC for debugging\n",
  127. idx);
  128. return;
  129. }
  130. local_irq_save(flags);
  131. __emacs[idx] = dev;
  132. local_irq_restore(flags);
  133. }
  134. void mal_dbg_register(int idx, struct ibm_ocp_mal *mal)
  135. {
  136. unsigned long flags;
  137. if (idx >= sizeof(__mals) / sizeof(__mals[0])) {
  138. printk(KERN_WARNING
  139. "invalid index %d when registering MAL for debugging\n",
  140. idx);
  141. return;
  142. }
  143. local_irq_save(flags);
  144. __mals[idx] = mal;
  145. local_irq_restore(flags);
  146. }
  147. void emac_dbg_dump_all(void)
  148. {
  149. unsigned int i;
  150. unsigned long flags;
  151. local_irq_save(flags);
  152. for (i = 0; i < sizeof(__mals) / sizeof(__mals[0]); ++i)
  153. if (__mals[i])
  154. emac_mal_dump(__mals[i]);
  155. for (i = 0; i < sizeof(__emacs) / sizeof(__emacs[0]); ++i)
  156. if (__emacs[i])
  157. emac_mac_dump(i, __emacs[i]);
  158. local_irq_restore(flags);
  159. }
  160. #if defined(CONFIG_MAGIC_SYSRQ)
  161. static void emac_sysrq_handler(int key, struct pt_regs *pt_regs,
  162. struct tty_struct *tty)
  163. {
  164. emac_dbg_dump_all();
  165. }
  166. static struct sysrq_key_op emac_sysrq_op = {
  167. .handler = emac_sysrq_handler,
  168. .help_msg = "emaC",
  169. .action_msg = "Show EMAC(s) status",
  170. };
  171. int __init emac_init_debug(void)
  172. {
  173. return register_sysrq_key('c', &emac_sysrq_op);
  174. }
  175. void __exit emac_fini_debug(void)
  176. {
  177. unregister_sysrq_key('c', &emac_sysrq_op);
  178. }
  179. #else
  180. int __init emac_init_debug(void)
  181. {
  182. return 0;
  183. }
  184. void __exit emac_fini_debug(void)
  185. {
  186. }
  187. #endif /* CONFIG_MAGIC_SYSRQ */