Kconfig 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. config USB_DWC3
  2. tristate "DesignWare USB3 DRD Core Support"
  3. depends on (USB || USB_GADGET) && GENERIC_HARDIRQS && HAS_DMA
  4. select USB_XHCI_PLATFORM if USB_SUPPORT && USB_XHCI_HCD
  5. help
  6. Say Y or M here if your system has a Dual Role SuperSpeed
  7. USB controller based on the DesignWare USB3 IP Core.
  8. If you choose to build this driver is a dynamically linked
  9. module, the module will be called dwc3.ko.
  10. if USB_DWC3
  11. choice
  12. bool "DWC3 Mode Selection"
  13. default USB_DWC3_DUAL_ROLE if (USB && USB_GADGET)
  14. default USB_DWC3_HOST if (USB && !USB_GADGET)
  15. default USB_DWC3_GADGET if (!USB && USB_GADGET)
  16. config USB_DWC3_HOST
  17. bool "Host only mode"
  18. depends on USB=y || USB=USB_DWC3
  19. help
  20. Select this when you want to use DWC3 in host mode only,
  21. thereby the gadget feature will be regressed.
  22. config USB_DWC3_GADGET
  23. bool "Gadget only mode"
  24. depends on USB_GADGET=y || USB_GADGET=USB_DWC3
  25. help
  26. Select this when you want to use DWC3 in gadget mode only,
  27. thereby the host feature will be regressed.
  28. config USB_DWC3_DUAL_ROLE
  29. bool "Dual Role mode"
  30. depends on ((USB=y || USB=USB_DWC3) && (USB_GADGET=y || USB_GADGET=USB_DWC3))
  31. help
  32. This is the default mode of working of DWC3 controller where
  33. both host and gadget features are enabled.
  34. endchoice
  35. comment "Platform Glue Driver Support"
  36. config USB_DWC3_OMAP
  37. tristate "Texas Instruments OMAP5 and similar Platforms"
  38. depends on EXTCON
  39. default USB_DWC3
  40. help
  41. Some platforms from Texas Instruments like OMAP5, DRA7xxx and
  42. AM437x use this IP for USB2/3 functionality.
  43. Say 'Y' or 'M' here if you have one such device
  44. config USB_DWC3_EXYNOS
  45. tristate "Samsung Exynos Platform"
  46. default USB_DWC3
  47. help
  48. Recent Exynos5 SoCs ship with one DesignWare Core USB3 IP inside,
  49. say 'Y' or 'M' if you have one such device.
  50. config USB_DWC3_PCI
  51. tristate "PCIe-based Platforms"
  52. depends on PCI
  53. default USB_DWC3
  54. help
  55. If you're using the DesignWare Core IP with a PCIe, please say
  56. 'Y' or 'M' here.
  57. One such PCIe-based platform is Synopsys' PCIe HAPS model of
  58. this IP.
  59. comment "Debugging features"
  60. config USB_DWC3_DEBUG
  61. bool "Enable Debugging Messages"
  62. help
  63. Say Y here to enable debugging messages on DWC3 Driver.
  64. config USB_DWC3_VERBOSE
  65. bool "Enable Verbose Debugging Messages"
  66. depends on USB_DWC3_DEBUG
  67. help
  68. Say Y here to enable verbose debugging messages on DWC3 Driver.
  69. endif