arizona-core.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568
  1. /*
  2. * Arizona core driver
  3. *
  4. * Copyright 2012 Wolfson Microelectronics plc
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/delay.h>
  13. #include <linux/err.h>
  14. #include <linux/gpio.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/mfd/core.h>
  17. #include <linux/module.h>
  18. #include <linux/pm_runtime.h>
  19. #include <linux/regmap.h>
  20. #include <linux/regulator/consumer.h>
  21. #include <linux/slab.h>
  22. #include <linux/mfd/arizona/core.h>
  23. #include <linux/mfd/arizona/registers.h>
  24. #include "arizona.h"
  25. static const char *wm5102_core_supplies[] = {
  26. "AVDD",
  27. "DBVDD1",
  28. };
  29. int arizona_clk32k_enable(struct arizona *arizona)
  30. {
  31. int ret = 0;
  32. mutex_lock(&arizona->clk_lock);
  33. arizona->clk32k_ref++;
  34. if (arizona->clk32k_ref == 1)
  35. ret = regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  36. ARIZONA_CLK_32K_ENA,
  37. ARIZONA_CLK_32K_ENA);
  38. if (ret != 0)
  39. arizona->clk32k_ref--;
  40. mutex_unlock(&arizona->clk_lock);
  41. return ret;
  42. }
  43. EXPORT_SYMBOL_GPL(arizona_clk32k_enable);
  44. int arizona_clk32k_disable(struct arizona *arizona)
  45. {
  46. int ret = 0;
  47. mutex_lock(&arizona->clk_lock);
  48. BUG_ON(arizona->clk32k_ref <= 0);
  49. arizona->clk32k_ref--;
  50. if (arizona->clk32k_ref == 0)
  51. regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  52. ARIZONA_CLK_32K_ENA, 0);
  53. mutex_unlock(&arizona->clk_lock);
  54. return ret;
  55. }
  56. EXPORT_SYMBOL_GPL(arizona_clk32k_disable);
  57. static irqreturn_t arizona_clkgen_err(int irq, void *data)
  58. {
  59. struct arizona *arizona = data;
  60. dev_err(arizona->dev, "CLKGEN error\n");
  61. return IRQ_HANDLED;
  62. }
  63. static irqreturn_t arizona_underclocked(int irq, void *data)
  64. {
  65. struct arizona *arizona = data;
  66. unsigned int val;
  67. int ret;
  68. ret = regmap_read(arizona->regmap, ARIZONA_INTERRUPT_RAW_STATUS_8,
  69. &val);
  70. if (ret != 0) {
  71. dev_err(arizona->dev, "Failed to read underclock status: %d\n",
  72. ret);
  73. return IRQ_NONE;
  74. }
  75. if (val & ARIZONA_AIF3_UNDERCLOCKED_STS)
  76. dev_err(arizona->dev, "AIF3 underclocked\n");
  77. if (val & ARIZONA_AIF3_UNDERCLOCKED_STS)
  78. dev_err(arizona->dev, "AIF3 underclocked\n");
  79. if (val & ARIZONA_AIF2_UNDERCLOCKED_STS)
  80. dev_err(arizona->dev, "AIF1 underclocked\n");
  81. if (val & ARIZONA_ISRC2_UNDERCLOCKED_STS)
  82. dev_err(arizona->dev, "ISRC2 underclocked\n");
  83. if (val & ARIZONA_ISRC1_UNDERCLOCKED_STS)
  84. dev_err(arizona->dev, "ISRC1 underclocked\n");
  85. if (val & ARIZONA_FX_UNDERCLOCKED_STS)
  86. dev_err(arizona->dev, "FX underclocked\n");
  87. if (val & ARIZONA_ASRC_UNDERCLOCKED_STS)
  88. dev_err(arizona->dev, "ASRC underclocked\n");
  89. if (val & ARIZONA_DAC_UNDERCLOCKED_STS)
  90. dev_err(arizona->dev, "DAC underclocked\n");
  91. if (val & ARIZONA_ADC_UNDERCLOCKED_STS)
  92. dev_err(arizona->dev, "ADC underclocked\n");
  93. if (val & ARIZONA_MIXER_UNDERCLOCKED_STS)
  94. dev_err(arizona->dev, "Mixer underclocked\n");
  95. return IRQ_HANDLED;
  96. }
  97. static irqreturn_t arizona_overclocked(int irq, void *data)
  98. {
  99. struct arizona *arizona = data;
  100. unsigned int val[2];
  101. int ret;
  102. ret = regmap_bulk_read(arizona->regmap, ARIZONA_INTERRUPT_RAW_STATUS_6,
  103. &val[0], 2);
  104. if (ret != 0) {
  105. dev_err(arizona->dev, "Failed to read overclock status: %d\n",
  106. ret);
  107. return IRQ_NONE;
  108. }
  109. if (val[0] & ARIZONA_PWM_OVERCLOCKED_STS)
  110. dev_err(arizona->dev, "PWM overclocked\n");
  111. if (val[0] & ARIZONA_FX_CORE_OVERCLOCKED_STS)
  112. dev_err(arizona->dev, "FX core overclocked\n");
  113. if (val[0] & ARIZONA_DAC_SYS_OVERCLOCKED_STS)
  114. dev_err(arizona->dev, "DAC SYS overclocked\n");
  115. if (val[0] & ARIZONA_DAC_WARP_OVERCLOCKED_STS)
  116. dev_err(arizona->dev, "DAC WARP overclocked\n");
  117. if (val[0] & ARIZONA_ADC_OVERCLOCKED_STS)
  118. dev_err(arizona->dev, "ADC overclocked\n");
  119. if (val[0] & ARIZONA_MIXER_OVERCLOCKED_STS)
  120. dev_err(arizona->dev, "Mixer overclocked\n");
  121. if (val[0] & ARIZONA_AIF3_SYNC_OVERCLOCKED_STS)
  122. dev_err(arizona->dev, "AIF3 overclocked\n");
  123. if (val[0] & ARIZONA_AIF2_SYNC_OVERCLOCKED_STS)
  124. dev_err(arizona->dev, "AIF2 overclocked\n");
  125. if (val[0] & ARIZONA_AIF1_SYNC_OVERCLOCKED_STS)
  126. dev_err(arizona->dev, "AIF1 overclocked\n");
  127. if (val[0] & ARIZONA_PAD_CTRL_OVERCLOCKED_STS)
  128. dev_err(arizona->dev, "Pad control overclocked\n");
  129. if (val[1] & ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS)
  130. dev_err(arizona->dev, "Slimbus subsystem overclocked\n");
  131. if (val[1] & ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS)
  132. dev_err(arizona->dev, "Slimbus async overclocked\n");
  133. if (val[1] & ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS)
  134. dev_err(arizona->dev, "Slimbus sync overclocked\n");
  135. if (val[1] & ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS)
  136. dev_err(arizona->dev, "ASRC async system overclocked\n");
  137. if (val[1] & ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS)
  138. dev_err(arizona->dev, "ASRC async WARP overclocked\n");
  139. if (val[1] & ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS)
  140. dev_err(arizona->dev, "ASRC sync system overclocked\n");
  141. if (val[1] & ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS)
  142. dev_err(arizona->dev, "ASRC sync WARP overclocked\n");
  143. if (val[1] & ARIZONA_ADSP2_1_OVERCLOCKED_STS)
  144. dev_err(arizona->dev, "DSP1 overclocked\n");
  145. if (val[1] & ARIZONA_ISRC2_OVERCLOCKED_STS)
  146. dev_err(arizona->dev, "ISRC2 overclocked\n");
  147. if (val[1] & ARIZONA_ISRC1_OVERCLOCKED_STS)
  148. dev_err(arizona->dev, "ISRC1 overclocked\n");
  149. return IRQ_HANDLED;
  150. }
  151. static int arizona_wait_for_boot(struct arizona *arizona)
  152. {
  153. unsigned int reg;
  154. int ret, i;
  155. /*
  156. * We can't use an interrupt as we need to runtime resume to do so,
  157. * we won't race with the interrupt handler as it'll be blocked on
  158. * runtime resume.
  159. */
  160. for (i = 0; i < 5; i++) {
  161. msleep(1);
  162. ret = regmap_read(arizona->regmap,
  163. ARIZONA_INTERRUPT_RAW_STATUS_5, &reg);
  164. if (ret != 0) {
  165. dev_err(arizona->dev, "Failed to read boot state: %d\n",
  166. ret);
  167. continue;
  168. }
  169. if (reg & ARIZONA_BOOT_DONE_STS)
  170. break;
  171. }
  172. if (reg & ARIZONA_BOOT_DONE_STS) {
  173. regmap_write(arizona->regmap, ARIZONA_INTERRUPT_STATUS_5,
  174. ARIZONA_BOOT_DONE_STS);
  175. } else {
  176. dev_err(arizona->dev, "Device boot timed out: %x\n", reg);
  177. return -ETIMEDOUT;
  178. }
  179. pm_runtime_mark_last_busy(arizona->dev);
  180. return 0;
  181. }
  182. #ifdef CONFIG_PM_RUNTIME
  183. static int arizona_runtime_resume(struct device *dev)
  184. {
  185. struct arizona *arizona = dev_get_drvdata(dev);
  186. int ret;
  187. dev_dbg(arizona->dev, "Leaving AoD mode\n");
  188. ret = regulator_enable(arizona->dcvdd);
  189. if (ret != 0) {
  190. dev_err(arizona->dev, "Failed to enable DCVDD: %d\n", ret);
  191. return ret;
  192. }
  193. regcache_cache_only(arizona->regmap, false);
  194. ret = arizona_wait_for_boot(arizona);
  195. if (ret != 0) {
  196. regulator_disable(arizona->dcvdd);
  197. return ret;
  198. }
  199. regcache_sync(arizona->regmap);
  200. return 0;
  201. }
  202. static int arizona_runtime_suspend(struct device *dev)
  203. {
  204. struct arizona *arizona = dev_get_drvdata(dev);
  205. dev_dbg(arizona->dev, "Entering AoD mode\n");
  206. regulator_disable(arizona->dcvdd);
  207. regcache_cache_only(arizona->regmap, true);
  208. regcache_mark_dirty(arizona->regmap);
  209. return 0;
  210. }
  211. #endif
  212. const struct dev_pm_ops arizona_pm_ops = {
  213. SET_RUNTIME_PM_OPS(arizona_runtime_suspend,
  214. arizona_runtime_resume,
  215. NULL)
  216. };
  217. EXPORT_SYMBOL_GPL(arizona_pm_ops);
  218. static struct mfd_cell early_devs[] = {
  219. { .name = "arizona-ldo1" },
  220. };
  221. static struct mfd_cell wm5102_devs[] = {
  222. { .name = "arizona-extcon" },
  223. { .name = "arizona-gpio" },
  224. { .name = "arizona-haptics" },
  225. { .name = "arizona-micsupp" },
  226. { .name = "arizona-pwm" },
  227. { .name = "wm5102-codec" },
  228. };
  229. static struct mfd_cell wm5110_devs[] = {
  230. { .name = "arizona-extcon" },
  231. { .name = "arizona-gpio" },
  232. { .name = "arizona-haptics" },
  233. { .name = "arizona-micsupp" },
  234. { .name = "arizona-pwm" },
  235. { .name = "wm5110-codec" },
  236. };
  237. int __devinit arizona_dev_init(struct arizona *arizona)
  238. {
  239. struct device *dev = arizona->dev;
  240. const char *type_name;
  241. unsigned int reg, val;
  242. int ret, i;
  243. dev_set_drvdata(arizona->dev, arizona);
  244. mutex_init(&arizona->clk_lock);
  245. if (dev_get_platdata(arizona->dev))
  246. memcpy(&arizona->pdata, dev_get_platdata(arizona->dev),
  247. sizeof(arizona->pdata));
  248. regcache_cache_only(arizona->regmap, true);
  249. switch (arizona->type) {
  250. case WM5102:
  251. case WM5110:
  252. for (i = 0; i < ARRAY_SIZE(wm5102_core_supplies); i++)
  253. arizona->core_supplies[i].supply
  254. = wm5102_core_supplies[i];
  255. arizona->num_core_supplies = ARRAY_SIZE(wm5102_core_supplies);
  256. break;
  257. default:
  258. dev_err(arizona->dev, "Unknown device type %d\n",
  259. arizona->type);
  260. return -EINVAL;
  261. }
  262. ret = mfd_add_devices(arizona->dev, -1, early_devs,
  263. ARRAY_SIZE(early_devs), NULL, 0, NULL);
  264. if (ret != 0) {
  265. dev_err(dev, "Failed to add early children: %d\n", ret);
  266. return ret;
  267. }
  268. ret = devm_regulator_bulk_get(dev, arizona->num_core_supplies,
  269. arizona->core_supplies);
  270. if (ret != 0) {
  271. dev_err(dev, "Failed to request core supplies: %d\n",
  272. ret);
  273. goto err_early;
  274. }
  275. arizona->dcvdd = devm_regulator_get(arizona->dev, "DCVDD");
  276. if (IS_ERR(arizona->dcvdd)) {
  277. ret = PTR_ERR(arizona->dcvdd);
  278. dev_err(dev, "Failed to request DCVDD: %d\n", ret);
  279. goto err_early;
  280. }
  281. ret = regulator_bulk_enable(arizona->num_core_supplies,
  282. arizona->core_supplies);
  283. if (ret != 0) {
  284. dev_err(dev, "Failed to enable core supplies: %d\n",
  285. ret);
  286. goto err_early;
  287. }
  288. ret = regulator_enable(arizona->dcvdd);
  289. if (ret != 0) {
  290. dev_err(dev, "Failed to enable DCVDD: %d\n", ret);
  291. goto err_enable;
  292. }
  293. if (arizona->pdata.reset) {
  294. /* Start out with /RESET low to put the chip into reset */
  295. ret = gpio_request_one(arizona->pdata.reset,
  296. GPIOF_DIR_OUT | GPIOF_INIT_LOW,
  297. "arizona /RESET");
  298. if (ret != 0) {
  299. dev_err(dev, "Failed to request /RESET: %d\n", ret);
  300. goto err_dcvdd;
  301. }
  302. gpio_set_value_cansleep(arizona->pdata.reset, 1);
  303. }
  304. regcache_cache_only(arizona->regmap, false);
  305. ret = regmap_read(arizona->regmap, ARIZONA_SOFTWARE_RESET, &reg);
  306. if (ret != 0) {
  307. dev_err(dev, "Failed to read ID register: %d\n", ret);
  308. goto err_reset;
  309. }
  310. ret = regmap_read(arizona->regmap, ARIZONA_DEVICE_REVISION,
  311. &arizona->rev);
  312. if (ret != 0) {
  313. dev_err(dev, "Failed to read revision register: %d\n", ret);
  314. goto err_reset;
  315. }
  316. arizona->rev &= ARIZONA_DEVICE_REVISION_MASK;
  317. switch (reg) {
  318. #ifdef CONFIG_MFD_WM5102
  319. case 0x5102:
  320. type_name = "WM5102";
  321. if (arizona->type != WM5102) {
  322. dev_err(arizona->dev, "WM5102 registered as %d\n",
  323. arizona->type);
  324. arizona->type = WM5102;
  325. }
  326. ret = wm5102_patch(arizona);
  327. break;
  328. #endif
  329. #ifdef CONFIG_MFD_WM5110
  330. case 0x5110:
  331. type_name = "WM5110";
  332. if (arizona->type != WM5110) {
  333. dev_err(arizona->dev, "WM5110 registered as %d\n",
  334. arizona->type);
  335. arizona->type = WM5110;
  336. }
  337. ret = wm5110_patch(arizona);
  338. break;
  339. #endif
  340. default:
  341. dev_err(arizona->dev, "Unknown device ID %x\n", reg);
  342. goto err_reset;
  343. }
  344. dev_info(dev, "%s revision %c\n", type_name, arizona->rev + 'A');
  345. if (ret != 0)
  346. dev_err(arizona->dev, "Failed to apply patch: %d\n", ret);
  347. /* If we have a /RESET GPIO we'll already be reset */
  348. if (!arizona->pdata.reset) {
  349. ret = regmap_write(arizona->regmap, ARIZONA_SOFTWARE_RESET, 0);
  350. if (ret != 0) {
  351. dev_err(dev, "Failed to reset device: %d\n", ret);
  352. goto err_reset;
  353. }
  354. }
  355. ret = arizona_wait_for_boot(arizona);
  356. if (ret != 0) {
  357. dev_err(arizona->dev, "Device failed initial boot: %d\n", ret);
  358. goto err_reset;
  359. }
  360. for (i = 0; i < ARRAY_SIZE(arizona->pdata.gpio_defaults); i++) {
  361. if (!arizona->pdata.gpio_defaults[i])
  362. continue;
  363. regmap_write(arizona->regmap, ARIZONA_GPIO1_CTRL + i,
  364. arizona->pdata.gpio_defaults[i]);
  365. }
  366. pm_runtime_set_autosuspend_delay(arizona->dev, 100);
  367. pm_runtime_use_autosuspend(arizona->dev);
  368. pm_runtime_enable(arizona->dev);
  369. /* Chip default */
  370. if (!arizona->pdata.clk32k_src)
  371. arizona->pdata.clk32k_src = ARIZONA_32KZ_MCLK2;
  372. switch (arizona->pdata.clk32k_src) {
  373. case ARIZONA_32KZ_MCLK1:
  374. case ARIZONA_32KZ_MCLK2:
  375. regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  376. ARIZONA_CLK_32K_SRC_MASK,
  377. arizona->pdata.clk32k_src - 1);
  378. break;
  379. case ARIZONA_32KZ_NONE:
  380. regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  381. ARIZONA_CLK_32K_SRC_MASK, 2);
  382. break;
  383. default:
  384. dev_err(arizona->dev, "Invalid 32kHz clock source: %d\n",
  385. arizona->pdata.clk32k_src);
  386. ret = -EINVAL;
  387. goto err_reset;
  388. }
  389. for (i = 0; i < ARIZONA_MAX_INPUT; i++) {
  390. /* Default for both is 0 so noop with defaults */
  391. val = arizona->pdata.dmic_ref[i]
  392. << ARIZONA_IN1_DMIC_SUP_SHIFT;
  393. val |= arizona->pdata.inmode[i] << ARIZONA_IN1_MODE_SHIFT;
  394. regmap_update_bits(arizona->regmap,
  395. ARIZONA_IN1L_CONTROL + (i * 8),
  396. ARIZONA_IN1_DMIC_SUP_MASK |
  397. ARIZONA_IN1_MODE_MASK, val);
  398. }
  399. for (i = 0; i < ARIZONA_MAX_OUTPUT; i++) {
  400. /* Default is 0 so noop with defaults */
  401. if (arizona->pdata.out_mono[i])
  402. val = ARIZONA_OUT1_MONO;
  403. else
  404. val = 0;
  405. regmap_update_bits(arizona->regmap,
  406. ARIZONA_OUTPUT_PATH_CONFIG_1L + (i * 8),
  407. ARIZONA_OUT1_MONO, val);
  408. }
  409. for (i = 0; i < ARIZONA_MAX_PDM_SPK; i++) {
  410. if (arizona->pdata.spk_mute[i])
  411. regmap_update_bits(arizona->regmap,
  412. ARIZONA_PDM_SPK1_CTRL_1 + (i * 2),
  413. ARIZONA_SPK1_MUTE_ENDIAN_MASK |
  414. ARIZONA_SPK1_MUTE_SEQ1_MASK,
  415. arizona->pdata.spk_mute[i]);
  416. if (arizona->pdata.spk_fmt[i])
  417. regmap_update_bits(arizona->regmap,
  418. ARIZONA_PDM_SPK1_CTRL_2 + (i * 2),
  419. ARIZONA_SPK1_FMT_MASK,
  420. arizona->pdata.spk_fmt[i]);
  421. }
  422. /* Set up for interrupts */
  423. ret = arizona_irq_init(arizona);
  424. if (ret != 0)
  425. goto err_reset;
  426. arizona_request_irq(arizona, ARIZONA_IRQ_CLKGEN_ERR, "CLKGEN error",
  427. arizona_clkgen_err, arizona);
  428. arizona_request_irq(arizona, ARIZONA_IRQ_OVERCLOCKED, "Overclocked",
  429. arizona_overclocked, arizona);
  430. arizona_request_irq(arizona, ARIZONA_IRQ_UNDERCLOCKED, "Underclocked",
  431. arizona_underclocked, arizona);
  432. switch (arizona->type) {
  433. case WM5102:
  434. ret = mfd_add_devices(arizona->dev, -1, wm5102_devs,
  435. ARRAY_SIZE(wm5102_devs), NULL, 0, NULL);
  436. break;
  437. case WM5110:
  438. ret = mfd_add_devices(arizona->dev, -1, wm5110_devs,
  439. ARRAY_SIZE(wm5102_devs), NULL, 0, NULL);
  440. break;
  441. }
  442. if (ret != 0) {
  443. dev_err(arizona->dev, "Failed to add subdevices: %d\n", ret);
  444. goto err_irq;
  445. }
  446. #ifdef CONFIG_PM_RUNTIME
  447. regulator_disable(arizona->dcvdd);
  448. #endif
  449. return 0;
  450. err_irq:
  451. arizona_irq_exit(arizona);
  452. err_reset:
  453. if (arizona->pdata.reset) {
  454. gpio_set_value_cansleep(arizona->pdata.reset, 1);
  455. gpio_free(arizona->pdata.reset);
  456. }
  457. err_dcvdd:
  458. regulator_disable(arizona->dcvdd);
  459. err_enable:
  460. regulator_bulk_disable(arizona->num_core_supplies,
  461. arizona->core_supplies);
  462. err_early:
  463. mfd_remove_devices(dev);
  464. return ret;
  465. }
  466. EXPORT_SYMBOL_GPL(arizona_dev_init);
  467. int __devexit arizona_dev_exit(struct arizona *arizona)
  468. {
  469. mfd_remove_devices(arizona->dev);
  470. arizona_free_irq(arizona, ARIZONA_IRQ_UNDERCLOCKED, arizona);
  471. arizona_free_irq(arizona, ARIZONA_IRQ_OVERCLOCKED, arizona);
  472. arizona_free_irq(arizona, ARIZONA_IRQ_CLKGEN_ERR, arizona);
  473. pm_runtime_disable(arizona->dev);
  474. arizona_irq_exit(arizona);
  475. return 0;
  476. }
  477. EXPORT_SYMBOL_GPL(arizona_dev_exit);