tegra-seaboard.dts 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174
  1. /dts-v1/;
  2. /include/ "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Seaboard";
  5. compatible = "nvidia,seaboard", "nvidia,tegra20";
  6. memory {
  7. device_type = "memory";
  8. reg = < 0x00000000 0x40000000 >;
  9. };
  10. i2c@7000c000 {
  11. clock-frequency = <400000>;
  12. wm8903: wm8903@1a {
  13. compatible = "wlf,wm8903";
  14. reg = <0x1a>;
  15. interrupt-parent = <&gpio>;
  16. interrupts = < 187 0x04 >;
  17. gpio-controller;
  18. #gpio-cells = <2>;
  19. micdet-cfg = <0>;
  20. micdet-delay = <100>;
  21. gpio-cfg = < 0xffffffff 0xffffffff 0 0xffffffff 0xffffffff >;
  22. };
  23. };
  24. i2c@7000c400 {
  25. clock-frequency = <400000>;
  26. };
  27. i2c@7000c500 {
  28. clock-frequency = <400000>;
  29. };
  30. i2c@7000d000 {
  31. clock-frequency = <400000>;
  32. adt7461@4c {
  33. compatible = "adt7461";
  34. reg = <0x4c>;
  35. };
  36. };
  37. i2s@70002a00 {
  38. status = "disable";
  39. };
  40. sound {
  41. compatible = "nvidia,tegra-audio-wm8903-seaboard",
  42. "nvidia,tegra-audio-wm8903";
  43. nvidia,model = "NVIDIA Tegra Seaboard";
  44. nvidia,audio-routing =
  45. "Headphone Jack", "HPOUTR",
  46. "Headphone Jack", "HPOUTL",
  47. "Int Spk", "ROP",
  48. "Int Spk", "RON",
  49. "Int Spk", "LOP",
  50. "Int Spk", "LON",
  51. "Mic Jack", "MICBIAS",
  52. "IN1R", "Mic Jack";
  53. nvidia,i2s-controller = <&tegra_i2s1>;
  54. nvidia,audio-codec = <&wm8903>;
  55. nvidia,spkr-en-gpios = <&wm8903 2 0>;
  56. nvidia,hp-det-gpios = <&gpio 185 0>; /* gpio PX1 */
  57. };
  58. serial@70006000 {
  59. status = "disable";
  60. };
  61. serial@70006040 {
  62. status = "disable";
  63. };
  64. serial@70006200 {
  65. status = "disable";
  66. };
  67. serial@70006300 {
  68. clock-frequency = < 216000000 >;
  69. };
  70. serial@70006400 {
  71. status = "disable";
  72. };
  73. sdhci@c8000000 {
  74. status = "disable";
  75. };
  76. sdhci@c8000200 {
  77. status = "disable";
  78. };
  79. sdhci@c8000400 {
  80. cd-gpios = <&gpio 69 0>; /* gpio PI5 */
  81. wp-gpios = <&gpio 57 0>; /* gpio PH1 */
  82. power-gpios = <&gpio 70 0>; /* gpio PI6 */
  83. };
  84. sdhci@c8000600 {
  85. support-8bit;
  86. };
  87. usb@c5000000 {
  88. nvidia,vbus-gpio = <&gpio 24 0>; /* PD0 */
  89. };
  90. gpio-keys {
  91. compatible = "gpio-keys";
  92. power {
  93. label = "Power";
  94. gpios = <&gpio 170 1>; /* gpio PV2, active low */
  95. linux,code = <116>; /* KEY_POWER */
  96. gpio-key,wakeup;
  97. };
  98. lid {
  99. label = "Lid";
  100. gpios = <&gpio 23 0>; /* gpio PC7 */
  101. linux,input-type = <5>; /* EV_SW */
  102. linux,code = <0>; /* SW_LID */
  103. debounce-interval = <1>;
  104. gpio-key,wakeup;
  105. };
  106. };
  107. emc@7000f400 {
  108. emc-table@190000 {
  109. reg = < 190000 >;
  110. compatible = "nvidia,tegra20-emc-table";
  111. clock-frequency = < 190000 >;
  112. nvidia,emc-registers = < 0x0000000c 0x00000026
  113. 0x00000009 0x00000003 0x00000004 0x00000004
  114. 0x00000002 0x0000000c 0x00000003 0x00000003
  115. 0x00000002 0x00000001 0x00000004 0x00000005
  116. 0x00000004 0x00000009 0x0000000d 0x0000059f
  117. 0x00000000 0x00000003 0x00000003 0x00000003
  118. 0x00000003 0x00000001 0x0000000b 0x000000c8
  119. 0x00000003 0x00000007 0x00000004 0x0000000f
  120. 0x00000002 0x00000000 0x00000000 0x00000002
  121. 0x00000000 0x00000000 0x00000083 0xa06204ae
  122. 0x007dc010 0x00000000 0x00000000 0x00000000
  123. 0x00000000 0x00000000 0x00000000 0x00000000 >;
  124. };
  125. emc-table@380000 {
  126. reg = < 380000 >;
  127. compatible = "nvidia,tegra20-emc-table";
  128. clock-frequency = < 380000 >;
  129. nvidia,emc-registers = < 0x00000017 0x0000004b
  130. 0x00000012 0x00000006 0x00000004 0x00000005
  131. 0x00000003 0x0000000c 0x00000006 0x00000006
  132. 0x00000003 0x00000001 0x00000004 0x00000005
  133. 0x00000004 0x00000009 0x0000000d 0x00000b5f
  134. 0x00000000 0x00000003 0x00000003 0x00000006
  135. 0x00000006 0x00000001 0x00000011 0x000000c8
  136. 0x00000003 0x0000000e 0x00000007 0x0000000f
  137. 0x00000002 0x00000000 0x00000000 0x00000002
  138. 0x00000000 0x00000000 0x00000083 0xe044048b
  139. 0x007d8010 0x00000000 0x00000000 0x00000000
  140. 0x00000000 0x00000000 0x00000000 0x00000000 >;
  141. };
  142. };
  143. };