be_main.c 51 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include "be_cmds.h"
  19. #include <asm/div64.h>
  20. MODULE_VERSION(DRV_VER);
  21. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  22. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  23. MODULE_AUTHOR("ServerEngines Corporation");
  24. MODULE_LICENSE("GPL");
  25. static unsigned int rx_frag_size = 2048;
  26. module_param(rx_frag_size, uint, S_IRUGO);
  27. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  28. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  29. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  31. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  32. { 0 }
  33. };
  34. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  35. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  36. {
  37. struct be_dma_mem *mem = &q->dma_mem;
  38. if (mem->va)
  39. pci_free_consistent(adapter->pdev, mem->size,
  40. mem->va, mem->dma);
  41. }
  42. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  43. u16 len, u16 entry_size)
  44. {
  45. struct be_dma_mem *mem = &q->dma_mem;
  46. memset(q, 0, sizeof(*q));
  47. q->len = len;
  48. q->entry_size = entry_size;
  49. mem->size = len * entry_size;
  50. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  51. if (!mem->va)
  52. return -1;
  53. memset(mem->va, 0, mem->size);
  54. return 0;
  55. }
  56. static void be_intr_set(struct be_adapter *adapter, bool enable)
  57. {
  58. u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  59. u32 reg = ioread32(addr);
  60. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  61. if (!enabled && enable)
  62. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  63. else if (enabled && !enable)
  64. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  65. else
  66. return;
  67. iowrite32(reg, addr);
  68. }
  69. static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  70. {
  71. u32 val = 0;
  72. val |= qid & DB_RQ_RING_ID_MASK;
  73. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  74. iowrite32(val, adapter->db + DB_RQ_OFFSET);
  75. }
  76. static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  77. {
  78. u32 val = 0;
  79. val |= qid & DB_TXULP_RING_ID_MASK;
  80. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  81. iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
  82. }
  83. static void be_eq_notify(struct be_adapter *adapter, u16 qid,
  84. bool arm, bool clear_int, u16 num_popped)
  85. {
  86. u32 val = 0;
  87. val |= qid & DB_EQ_RING_ID_MASK;
  88. if (arm)
  89. val |= 1 << DB_EQ_REARM_SHIFT;
  90. if (clear_int)
  91. val |= 1 << DB_EQ_CLR_SHIFT;
  92. val |= 1 << DB_EQ_EVNT_SHIFT;
  93. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  94. iowrite32(val, adapter->db + DB_EQ_OFFSET);
  95. }
  96. void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
  97. {
  98. u32 val = 0;
  99. val |= qid & DB_CQ_RING_ID_MASK;
  100. if (arm)
  101. val |= 1 << DB_CQ_REARM_SHIFT;
  102. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  103. iowrite32(val, adapter->db + DB_CQ_OFFSET);
  104. }
  105. static int be_mac_addr_set(struct net_device *netdev, void *p)
  106. {
  107. struct be_adapter *adapter = netdev_priv(netdev);
  108. struct sockaddr *addr = p;
  109. int status = 0;
  110. if (netif_running(netdev)) {
  111. status = be_cmd_pmac_del(adapter, adapter->if_handle,
  112. adapter->pmac_id);
  113. if (status)
  114. return status;
  115. status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
  116. adapter->if_handle, &adapter->pmac_id);
  117. }
  118. if (!status)
  119. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  120. return status;
  121. }
  122. static void netdev_stats_update(struct be_adapter *adapter)
  123. {
  124. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  125. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  126. struct be_port_rxf_stats *port_stats =
  127. &rxf_stats->port[adapter->port_num];
  128. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  129. struct be_erx_stats *erx_stats = &hw_stats->erx;
  130. dev_stats->rx_packets = port_stats->rx_total_frames;
  131. dev_stats->tx_packets = port_stats->tx_unicastframes +
  132. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  133. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  134. (u64) port_stats->rx_bytes_lsd;
  135. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  136. (u64) port_stats->tx_bytes_lsd;
  137. /* bad pkts received */
  138. dev_stats->rx_errors = port_stats->rx_crc_errors +
  139. port_stats->rx_alignment_symbol_errors +
  140. port_stats->rx_in_range_errors +
  141. port_stats->rx_out_range_errors +
  142. port_stats->rx_frame_too_long +
  143. port_stats->rx_dropped_too_small +
  144. port_stats->rx_dropped_too_short +
  145. port_stats->rx_dropped_header_too_small +
  146. port_stats->rx_dropped_tcp_length +
  147. port_stats->rx_dropped_runt +
  148. port_stats->rx_tcp_checksum_errs +
  149. port_stats->rx_ip_checksum_errs +
  150. port_stats->rx_udp_checksum_errs;
  151. /* no space in linux buffers: best possible approximation */
  152. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  153. /* detailed rx errors */
  154. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  155. port_stats->rx_out_range_errors +
  156. port_stats->rx_frame_too_long;
  157. /* receive ring buffer overflow */
  158. dev_stats->rx_over_errors = 0;
  159. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  160. /* frame alignment errors */
  161. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  162. /* receiver fifo overrun */
  163. /* drops_no_pbuf is no per i/f, it's per BE card */
  164. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  165. port_stats->rx_input_fifo_overflow +
  166. rxf_stats->rx_drops_no_pbuf;
  167. /* receiver missed packetd */
  168. dev_stats->rx_missed_errors = 0;
  169. /* packet transmit problems */
  170. dev_stats->tx_errors = 0;
  171. /* no space available in linux */
  172. dev_stats->tx_dropped = 0;
  173. dev_stats->multicast = port_stats->tx_multicastframes;
  174. dev_stats->collisions = 0;
  175. /* detailed tx_errors */
  176. dev_stats->tx_aborted_errors = 0;
  177. dev_stats->tx_carrier_errors = 0;
  178. dev_stats->tx_fifo_errors = 0;
  179. dev_stats->tx_heartbeat_errors = 0;
  180. dev_stats->tx_window_errors = 0;
  181. }
  182. void be_link_status_update(struct be_adapter *adapter, bool link_up)
  183. {
  184. struct net_device *netdev = adapter->netdev;
  185. /* If link came up or went down */
  186. if (adapter->link_up != link_up) {
  187. if (link_up) {
  188. netif_start_queue(netdev);
  189. netif_carrier_on(netdev);
  190. printk(KERN_INFO "%s: Link up\n", netdev->name);
  191. } else {
  192. netif_stop_queue(netdev);
  193. netif_carrier_off(netdev);
  194. printk(KERN_INFO "%s: Link down\n", netdev->name);
  195. }
  196. adapter->link_up = link_up;
  197. }
  198. }
  199. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  200. static void be_rx_eqd_update(struct be_adapter *adapter)
  201. {
  202. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  203. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  204. ulong now = jiffies;
  205. u32 eqd;
  206. if (!rx_eq->enable_aic)
  207. return;
  208. /* Wrapped around */
  209. if (time_before(now, stats->rx_fps_jiffies)) {
  210. stats->rx_fps_jiffies = now;
  211. return;
  212. }
  213. /* Update once a second */
  214. if ((now - stats->rx_fps_jiffies) < HZ)
  215. return;
  216. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  217. ((now - stats->rx_fps_jiffies) / HZ);
  218. stats->rx_fps_jiffies = now;
  219. stats->be_prev_rx_frags = stats->be_rx_frags;
  220. eqd = stats->be_rx_fps / 110000;
  221. eqd = eqd << 3;
  222. if (eqd > rx_eq->max_eqd)
  223. eqd = rx_eq->max_eqd;
  224. if (eqd < rx_eq->min_eqd)
  225. eqd = rx_eq->min_eqd;
  226. if (eqd < 10)
  227. eqd = 0;
  228. if (eqd != rx_eq->cur_eqd)
  229. be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
  230. rx_eq->cur_eqd = eqd;
  231. }
  232. static struct net_device_stats *be_get_stats(struct net_device *dev)
  233. {
  234. struct be_adapter *adapter = netdev_priv(dev);
  235. return &adapter->stats.net_stats;
  236. }
  237. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  238. {
  239. u64 rate = bytes;
  240. do_div(rate, ticks / HZ);
  241. rate <<= 3; /* bytes/sec -> bits/sec */
  242. do_div(rate, 1000000ul); /* MB/Sec */
  243. return rate;
  244. }
  245. static void be_tx_rate_update(struct be_adapter *adapter)
  246. {
  247. struct be_drvr_stats *stats = drvr_stats(adapter);
  248. ulong now = jiffies;
  249. /* Wrapped around? */
  250. if (time_before(now, stats->be_tx_jiffies)) {
  251. stats->be_tx_jiffies = now;
  252. return;
  253. }
  254. /* Update tx rate once in two seconds */
  255. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  256. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  257. - stats->be_tx_bytes_prev,
  258. now - stats->be_tx_jiffies);
  259. stats->be_tx_jiffies = now;
  260. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  261. }
  262. }
  263. static void be_tx_stats_update(struct be_adapter *adapter,
  264. u32 wrb_cnt, u32 copied, bool stopped)
  265. {
  266. struct be_drvr_stats *stats = drvr_stats(adapter);
  267. stats->be_tx_reqs++;
  268. stats->be_tx_wrbs += wrb_cnt;
  269. stats->be_tx_bytes += copied;
  270. if (stopped)
  271. stats->be_tx_stops++;
  272. }
  273. /* Determine number of WRB entries needed to xmit data in an skb */
  274. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  275. {
  276. int cnt = (skb->len > skb->data_len);
  277. cnt += skb_shinfo(skb)->nr_frags;
  278. /* to account for hdr wrb */
  279. cnt++;
  280. if (cnt & 1) {
  281. /* add a dummy to make it an even num */
  282. cnt++;
  283. *dummy = true;
  284. } else
  285. *dummy = false;
  286. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  287. return cnt;
  288. }
  289. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  290. {
  291. wrb->frag_pa_hi = upper_32_bits(addr);
  292. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  293. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  294. }
  295. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  296. bool vlan, u32 wrb_cnt, u32 len)
  297. {
  298. memset(hdr, 0, sizeof(*hdr));
  299. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  300. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  301. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  302. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  303. hdr, skb_shinfo(skb)->gso_size);
  304. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  305. if (is_tcp_pkt(skb))
  306. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  307. else if (is_udp_pkt(skb))
  308. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  309. }
  310. if (vlan && vlan_tx_tag_present(skb)) {
  311. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  312. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  313. hdr, vlan_tx_tag_get(skb));
  314. }
  315. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  316. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  317. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  318. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  319. }
  320. static int make_tx_wrbs(struct be_adapter *adapter,
  321. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  322. {
  323. u64 busaddr;
  324. u32 i, copied = 0;
  325. struct pci_dev *pdev = adapter->pdev;
  326. struct sk_buff *first_skb = skb;
  327. struct be_queue_info *txq = &adapter->tx_obj.q;
  328. struct be_eth_wrb *wrb;
  329. struct be_eth_hdr_wrb *hdr;
  330. atomic_add(wrb_cnt, &txq->used);
  331. hdr = queue_head_node(txq);
  332. queue_head_inc(txq);
  333. if (skb->len > skb->data_len) {
  334. int len = skb->len - skb->data_len;
  335. busaddr = pci_map_single(pdev, skb->data, len,
  336. PCI_DMA_TODEVICE);
  337. wrb = queue_head_node(txq);
  338. wrb_fill(wrb, busaddr, len);
  339. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  340. queue_head_inc(txq);
  341. copied += len;
  342. }
  343. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  344. struct skb_frag_struct *frag =
  345. &skb_shinfo(skb)->frags[i];
  346. busaddr = pci_map_page(pdev, frag->page,
  347. frag->page_offset,
  348. frag->size, PCI_DMA_TODEVICE);
  349. wrb = queue_head_node(txq);
  350. wrb_fill(wrb, busaddr, frag->size);
  351. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  352. queue_head_inc(txq);
  353. copied += frag->size;
  354. }
  355. if (dummy_wrb) {
  356. wrb = queue_head_node(txq);
  357. wrb_fill(wrb, 0, 0);
  358. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  359. queue_head_inc(txq);
  360. }
  361. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  362. wrb_cnt, copied);
  363. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  364. return copied;
  365. }
  366. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  367. {
  368. struct be_adapter *adapter = netdev_priv(netdev);
  369. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  370. struct be_queue_info *txq = &tx_obj->q;
  371. u32 wrb_cnt = 0, copied = 0;
  372. u32 start = txq->head;
  373. bool dummy_wrb, stopped = false;
  374. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  375. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  376. /* record the sent skb in the sent_skb table */
  377. BUG_ON(tx_obj->sent_skb_list[start]);
  378. tx_obj->sent_skb_list[start] = skb;
  379. /* Ensure that txq has space for the next skb; Else stop the queue
  380. * *BEFORE* ringing the tx doorbell, so that we serialze the
  381. * tx compls of the current transmit which'll wake up the queue
  382. */
  383. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  384. netif_stop_queue(netdev);
  385. stopped = true;
  386. }
  387. be_txq_notify(adapter, txq->id, wrb_cnt);
  388. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  389. return NETDEV_TX_OK;
  390. }
  391. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  392. {
  393. struct be_adapter *adapter = netdev_priv(netdev);
  394. if (new_mtu < BE_MIN_MTU ||
  395. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  396. dev_info(&adapter->pdev->dev,
  397. "MTU must be between %d and %d bytes\n",
  398. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  399. return -EINVAL;
  400. }
  401. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  402. netdev->mtu, new_mtu);
  403. netdev->mtu = new_mtu;
  404. return 0;
  405. }
  406. /*
  407. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  408. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  409. * set the BE in promiscuous VLAN mode.
  410. */
  411. static void be_vid_config(struct net_device *netdev)
  412. {
  413. struct be_adapter *adapter = netdev_priv(netdev);
  414. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  415. u16 ntags = 0, i;
  416. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  417. /* Construct VLAN Table to give to HW */
  418. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  419. if (adapter->vlan_tag[i]) {
  420. vtag[ntags] = cpu_to_le16(i);
  421. ntags++;
  422. }
  423. }
  424. be_cmd_vlan_config(adapter, adapter->if_handle,
  425. vtag, ntags, 1, 0);
  426. } else {
  427. be_cmd_vlan_config(adapter, adapter->if_handle,
  428. NULL, 0, 1, 1);
  429. }
  430. }
  431. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  432. {
  433. struct be_adapter *adapter = netdev_priv(netdev);
  434. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  435. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  436. be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
  437. be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
  438. adapter->vlan_grp = grp;
  439. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  440. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  441. }
  442. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  443. {
  444. struct be_adapter *adapter = netdev_priv(netdev);
  445. adapter->num_vlans++;
  446. adapter->vlan_tag[vid] = 1;
  447. be_vid_config(netdev);
  448. }
  449. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  450. {
  451. struct be_adapter *adapter = netdev_priv(netdev);
  452. adapter->num_vlans--;
  453. adapter->vlan_tag[vid] = 0;
  454. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  455. be_vid_config(netdev);
  456. }
  457. static void be_set_multicast_list(struct net_device *netdev)
  458. {
  459. struct be_adapter *adapter = netdev_priv(netdev);
  460. if (netdev->flags & IFF_PROMISC) {
  461. be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
  462. adapter->promiscuous = true;
  463. goto done;
  464. }
  465. /* BE was previously in promiscous mode; disable it */
  466. if (adapter->promiscuous) {
  467. adapter->promiscuous = false;
  468. be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
  469. }
  470. if (netdev->flags & IFF_ALLMULTI) {
  471. be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0);
  472. goto done;
  473. }
  474. be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
  475. netdev->mc_count);
  476. done:
  477. return;
  478. }
  479. static void be_rx_rate_update(struct be_adapter *adapter)
  480. {
  481. struct be_drvr_stats *stats = drvr_stats(adapter);
  482. ulong now = jiffies;
  483. /* Wrapped around */
  484. if (time_before(now, stats->be_rx_jiffies)) {
  485. stats->be_rx_jiffies = now;
  486. return;
  487. }
  488. /* Update the rate once in two seconds */
  489. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  490. return;
  491. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  492. - stats->be_rx_bytes_prev,
  493. now - stats->be_rx_jiffies);
  494. stats->be_rx_jiffies = now;
  495. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  496. }
  497. static void be_rx_stats_update(struct be_adapter *adapter,
  498. u32 pktsize, u16 numfrags)
  499. {
  500. struct be_drvr_stats *stats = drvr_stats(adapter);
  501. stats->be_rx_compl++;
  502. stats->be_rx_frags += numfrags;
  503. stats->be_rx_bytes += pktsize;
  504. }
  505. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  506. {
  507. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  508. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  509. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  510. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  511. if (ip_version) {
  512. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  513. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  514. }
  515. ipv6_chk = (ip_version && (tcpf || udpf));
  516. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  517. }
  518. static struct be_rx_page_info *
  519. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  520. {
  521. struct be_rx_page_info *rx_page_info;
  522. struct be_queue_info *rxq = &adapter->rx_obj.q;
  523. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  524. BUG_ON(!rx_page_info->page);
  525. if (rx_page_info->last_page_user)
  526. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  527. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  528. atomic_dec(&rxq->used);
  529. return rx_page_info;
  530. }
  531. /* Throwaway the data in the Rx completion */
  532. static void be_rx_compl_discard(struct be_adapter *adapter,
  533. struct be_eth_rx_compl *rxcp)
  534. {
  535. struct be_queue_info *rxq = &adapter->rx_obj.q;
  536. struct be_rx_page_info *page_info;
  537. u16 rxq_idx, i, num_rcvd;
  538. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  539. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  540. for (i = 0; i < num_rcvd; i++) {
  541. page_info = get_rx_page_info(adapter, rxq_idx);
  542. put_page(page_info->page);
  543. memset(page_info, 0, sizeof(*page_info));
  544. index_inc(&rxq_idx, rxq->len);
  545. }
  546. }
  547. /*
  548. * skb_fill_rx_data forms a complete skb for an ether frame
  549. * indicated by rxcp.
  550. */
  551. static void skb_fill_rx_data(struct be_adapter *adapter,
  552. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  553. {
  554. struct be_queue_info *rxq = &adapter->rx_obj.q;
  555. struct be_rx_page_info *page_info;
  556. u16 rxq_idx, i, num_rcvd, j;
  557. u32 pktsize, hdr_len, curr_frag_len, size;
  558. u8 *start;
  559. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  560. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  561. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  562. page_info = get_rx_page_info(adapter, rxq_idx);
  563. start = page_address(page_info->page) + page_info->page_offset;
  564. prefetch(start);
  565. /* Copy data in the first descriptor of this completion */
  566. curr_frag_len = min(pktsize, rx_frag_size);
  567. /* Copy the header portion into skb_data */
  568. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  569. memcpy(skb->data, start, hdr_len);
  570. skb->len = curr_frag_len;
  571. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  572. /* Complete packet has now been moved to data */
  573. put_page(page_info->page);
  574. skb->data_len = 0;
  575. skb->tail += curr_frag_len;
  576. } else {
  577. skb_shinfo(skb)->nr_frags = 1;
  578. skb_shinfo(skb)->frags[0].page = page_info->page;
  579. skb_shinfo(skb)->frags[0].page_offset =
  580. page_info->page_offset + hdr_len;
  581. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  582. skb->data_len = curr_frag_len - hdr_len;
  583. skb->tail += hdr_len;
  584. }
  585. memset(page_info, 0, sizeof(*page_info));
  586. if (pktsize <= rx_frag_size) {
  587. BUG_ON(num_rcvd != 1);
  588. goto done;
  589. }
  590. /* More frags present for this completion */
  591. size = pktsize;
  592. for (i = 1, j = 0; i < num_rcvd; i++) {
  593. size -= curr_frag_len;
  594. index_inc(&rxq_idx, rxq->len);
  595. page_info = get_rx_page_info(adapter, rxq_idx);
  596. curr_frag_len = min(size, rx_frag_size);
  597. /* Coalesce all frags from the same physical page in one slot */
  598. if (page_info->page_offset == 0) {
  599. /* Fresh page */
  600. j++;
  601. skb_shinfo(skb)->frags[j].page = page_info->page;
  602. skb_shinfo(skb)->frags[j].page_offset =
  603. page_info->page_offset;
  604. skb_shinfo(skb)->frags[j].size = 0;
  605. skb_shinfo(skb)->nr_frags++;
  606. } else {
  607. put_page(page_info->page);
  608. }
  609. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  610. skb->len += curr_frag_len;
  611. skb->data_len += curr_frag_len;
  612. memset(page_info, 0, sizeof(*page_info));
  613. }
  614. BUG_ON(j > MAX_SKB_FRAGS);
  615. done:
  616. be_rx_stats_update(adapter, pktsize, num_rcvd);
  617. return;
  618. }
  619. /* Process the RX completion indicated by rxcp when GRO is disabled */
  620. static void be_rx_compl_process(struct be_adapter *adapter,
  621. struct be_eth_rx_compl *rxcp)
  622. {
  623. struct sk_buff *skb;
  624. u32 vtp, vid;
  625. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  626. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  627. if (!skb) {
  628. if (net_ratelimit())
  629. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  630. be_rx_compl_discard(adapter, rxcp);
  631. return;
  632. }
  633. skb_reserve(skb, NET_IP_ALIGN);
  634. skb_fill_rx_data(adapter, skb, rxcp);
  635. if (do_pkt_csum(rxcp, adapter->rx_csum))
  636. skb->ip_summed = CHECKSUM_NONE;
  637. else
  638. skb->ip_summed = CHECKSUM_UNNECESSARY;
  639. skb->truesize = skb->len + sizeof(struct sk_buff);
  640. skb->protocol = eth_type_trans(skb, adapter->netdev);
  641. skb->dev = adapter->netdev;
  642. if (vtp) {
  643. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  644. kfree_skb(skb);
  645. return;
  646. }
  647. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  648. vid = be16_to_cpu(vid);
  649. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  650. } else {
  651. netif_receive_skb(skb);
  652. }
  653. adapter->netdev->last_rx = jiffies;
  654. return;
  655. }
  656. /* Process the RX completion indicated by rxcp when GRO is enabled */
  657. static void be_rx_compl_process_gro(struct be_adapter *adapter,
  658. struct be_eth_rx_compl *rxcp)
  659. {
  660. struct be_rx_page_info *page_info;
  661. struct sk_buff *skb = NULL;
  662. struct be_queue_info *rxq = &adapter->rx_obj.q;
  663. struct be_eq_obj *eq_obj = &adapter->rx_eq;
  664. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  665. u16 i, rxq_idx = 0, vid, j;
  666. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  667. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  668. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  669. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  670. skb = napi_get_frags(&eq_obj->napi);
  671. if (!skb) {
  672. be_rx_compl_discard(adapter, rxcp);
  673. return;
  674. }
  675. remaining = pkt_size;
  676. for (i = 0, j = -1; i < num_rcvd; i++) {
  677. page_info = get_rx_page_info(adapter, rxq_idx);
  678. curr_frag_len = min(remaining, rx_frag_size);
  679. /* Coalesce all frags from the same physical page in one slot */
  680. if (i == 0 || page_info->page_offset == 0) {
  681. /* First frag or Fresh page */
  682. j++;
  683. skb_shinfo(skb)->frags[j].page = page_info->page;
  684. skb_shinfo(skb)->frags[j].page_offset =
  685. page_info->page_offset;
  686. skb_shinfo(skb)->frags[j].size = 0;
  687. } else {
  688. put_page(page_info->page);
  689. }
  690. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  691. remaining -= curr_frag_len;
  692. index_inc(&rxq_idx, rxq->len);
  693. memset(page_info, 0, sizeof(*page_info));
  694. }
  695. BUG_ON(j > MAX_SKB_FRAGS);
  696. skb_shinfo(skb)->nr_frags = j + 1;
  697. skb->len = pkt_size;
  698. skb->data_len = pkt_size;
  699. skb->truesize += pkt_size;
  700. skb->ip_summed = CHECKSUM_UNNECESSARY;
  701. if (likely(!vlanf)) {
  702. napi_gro_frags(&eq_obj->napi);
  703. } else {
  704. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  705. vid = be16_to_cpu(vid);
  706. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  707. return;
  708. vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
  709. }
  710. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  711. return;
  712. }
  713. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  714. {
  715. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  716. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  717. return NULL;
  718. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  719. queue_tail_inc(&adapter->rx_obj.cq);
  720. return rxcp;
  721. }
  722. /* To reset the valid bit, we need to reset the whole word as
  723. * when walking the queue the valid entries are little-endian
  724. * and invalid entries are host endian
  725. */
  726. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  727. {
  728. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  729. }
  730. static inline struct page *be_alloc_pages(u32 size)
  731. {
  732. gfp_t alloc_flags = GFP_ATOMIC;
  733. u32 order = get_order(size);
  734. if (order > 0)
  735. alloc_flags |= __GFP_COMP;
  736. return alloc_pages(alloc_flags, order);
  737. }
  738. /*
  739. * Allocate a page, split it to fragments of size rx_frag_size and post as
  740. * receive buffers to BE
  741. */
  742. static void be_post_rx_frags(struct be_adapter *adapter)
  743. {
  744. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  745. struct be_rx_page_info *page_info = NULL;
  746. struct be_queue_info *rxq = &adapter->rx_obj.q;
  747. struct page *pagep = NULL;
  748. struct be_eth_rx_d *rxd;
  749. u64 page_dmaaddr = 0, frag_dmaaddr;
  750. u32 posted, page_offset = 0;
  751. page_info = &page_info_tbl[rxq->head];
  752. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  753. if (!pagep) {
  754. pagep = be_alloc_pages(adapter->big_page_size);
  755. if (unlikely(!pagep)) {
  756. drvr_stats(adapter)->be_ethrx_post_fail++;
  757. break;
  758. }
  759. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  760. adapter->big_page_size,
  761. PCI_DMA_FROMDEVICE);
  762. page_info->page_offset = 0;
  763. } else {
  764. get_page(pagep);
  765. page_info->page_offset = page_offset + rx_frag_size;
  766. }
  767. page_offset = page_info->page_offset;
  768. page_info->page = pagep;
  769. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  770. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  771. rxd = queue_head_node(rxq);
  772. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  773. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  774. queue_head_inc(rxq);
  775. /* Any space left in the current big page for another frag? */
  776. if ((page_offset + rx_frag_size + rx_frag_size) >
  777. adapter->big_page_size) {
  778. pagep = NULL;
  779. page_info->last_page_user = true;
  780. }
  781. page_info = &page_info_tbl[rxq->head];
  782. }
  783. if (pagep)
  784. page_info->last_page_user = true;
  785. if (posted) {
  786. atomic_add(posted, &rxq->used);
  787. be_rxq_notify(adapter, rxq->id, posted);
  788. } else if (atomic_read(&rxq->used) == 0) {
  789. /* Let be_worker replenish when memory is available */
  790. adapter->rx_post_starved = true;
  791. }
  792. return;
  793. }
  794. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  795. {
  796. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  797. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  798. return NULL;
  799. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  800. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  801. queue_tail_inc(tx_cq);
  802. return txcp;
  803. }
  804. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  805. {
  806. struct be_queue_info *txq = &adapter->tx_obj.q;
  807. struct be_eth_wrb *wrb;
  808. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  809. struct sk_buff *sent_skb;
  810. u64 busaddr;
  811. u16 cur_index, num_wrbs = 0;
  812. cur_index = txq->tail;
  813. sent_skb = sent_skbs[cur_index];
  814. BUG_ON(!sent_skb);
  815. sent_skbs[cur_index] = NULL;
  816. do {
  817. cur_index = txq->tail;
  818. wrb = queue_tail_node(txq);
  819. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  820. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  821. if (busaddr != 0) {
  822. pci_unmap_single(adapter->pdev, busaddr,
  823. wrb->frag_len, PCI_DMA_TODEVICE);
  824. }
  825. num_wrbs++;
  826. queue_tail_inc(txq);
  827. } while (cur_index != last_index);
  828. atomic_sub(num_wrbs, &txq->used);
  829. kfree_skb(sent_skb);
  830. }
  831. static inline struct be_eq_entry *event_get(struct be_eq_obj *eq_obj)
  832. {
  833. struct be_eq_entry *eqe = queue_tail_node(&eq_obj->q);
  834. if (!eqe->evt)
  835. return NULL;
  836. eqe->evt = le32_to_cpu(eqe->evt);
  837. queue_tail_inc(&eq_obj->q);
  838. return eqe;
  839. }
  840. static int event_handle(struct be_adapter *adapter,
  841. struct be_eq_obj *eq_obj)
  842. {
  843. struct be_eq_entry *eqe;
  844. u16 num = 0;
  845. while ((eqe = event_get(eq_obj)) != NULL) {
  846. eqe->evt = 0;
  847. num++;
  848. }
  849. /* Deal with any spurious interrupts that come
  850. * without events
  851. */
  852. be_eq_notify(adapter, eq_obj->q.id, true, true, num);
  853. if (num)
  854. napi_schedule(&eq_obj->napi);
  855. return num;
  856. }
  857. /* Just read and notify events without processing them.
  858. * Used at the time of destroying event queues */
  859. static void be_eq_clean(struct be_adapter *adapter,
  860. struct be_eq_obj *eq_obj)
  861. {
  862. struct be_eq_entry *eqe;
  863. u16 num = 0;
  864. while ((eqe = event_get(eq_obj)) != NULL) {
  865. eqe->evt = 0;
  866. num++;
  867. }
  868. if (num)
  869. be_eq_notify(adapter, eq_obj->q.id, false, true, num);
  870. }
  871. static void be_rx_q_clean(struct be_adapter *adapter)
  872. {
  873. struct be_rx_page_info *page_info;
  874. struct be_queue_info *rxq = &adapter->rx_obj.q;
  875. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  876. struct be_eth_rx_compl *rxcp;
  877. u16 tail;
  878. /* First cleanup pending rx completions */
  879. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  880. be_rx_compl_discard(adapter, rxcp);
  881. be_rx_compl_reset(rxcp);
  882. be_cq_notify(adapter, rx_cq->id, true, 1);
  883. }
  884. /* Then free posted rx buffer that were not used */
  885. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  886. for (; atomic_read(&rxq->used) > 0; index_inc(&tail, rxq->len)) {
  887. page_info = get_rx_page_info(adapter, tail);
  888. put_page(page_info->page);
  889. memset(page_info, 0, sizeof(*page_info));
  890. }
  891. BUG_ON(atomic_read(&rxq->used));
  892. }
  893. static void be_tx_compl_clean(struct be_adapter *adapter)
  894. {
  895. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  896. struct be_queue_info *txq = &adapter->tx_obj.q;
  897. struct be_eth_tx_compl *txcp;
  898. u16 end_idx, cmpl = 0, timeo = 0;
  899. /* Wait for a max of 200ms for all the tx-completions to arrive. */
  900. do {
  901. while ((txcp = be_tx_compl_get(tx_cq))) {
  902. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  903. wrb_index, txcp);
  904. be_tx_compl_process(adapter, end_idx);
  905. cmpl++;
  906. }
  907. if (cmpl) {
  908. be_cq_notify(adapter, tx_cq->id, false, cmpl);
  909. cmpl = 0;
  910. }
  911. if (atomic_read(&txq->used) == 0 || ++timeo > 200)
  912. break;
  913. mdelay(1);
  914. } while (true);
  915. if (atomic_read(&txq->used))
  916. dev_err(&adapter->pdev->dev, "%d pending tx-completions\n",
  917. atomic_read(&txq->used));
  918. }
  919. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  920. {
  921. struct be_queue_info *q;
  922. q = &adapter->mcc_obj.q;
  923. if (q->created)
  924. be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
  925. be_queue_free(adapter, q);
  926. q = &adapter->mcc_obj.cq;
  927. if (q->created)
  928. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  929. be_queue_free(adapter, q);
  930. }
  931. /* Must be called only after TX qs are created as MCC shares TX EQ */
  932. static int be_mcc_queues_create(struct be_adapter *adapter)
  933. {
  934. struct be_queue_info *q, *cq;
  935. /* Alloc MCC compl queue */
  936. cq = &adapter->mcc_obj.cq;
  937. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  938. sizeof(struct be_mcc_compl)))
  939. goto err;
  940. /* Ask BE to create MCC compl queue; share TX's eq */
  941. if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
  942. goto mcc_cq_free;
  943. /* Alloc MCC queue */
  944. q = &adapter->mcc_obj.q;
  945. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  946. goto mcc_cq_destroy;
  947. /* Ask BE to create MCC queue */
  948. if (be_cmd_mccq_create(adapter, q, cq))
  949. goto mcc_q_free;
  950. return 0;
  951. mcc_q_free:
  952. be_queue_free(adapter, q);
  953. mcc_cq_destroy:
  954. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  955. mcc_cq_free:
  956. be_queue_free(adapter, cq);
  957. err:
  958. return -1;
  959. }
  960. static void be_tx_queues_destroy(struct be_adapter *adapter)
  961. {
  962. struct be_queue_info *q;
  963. q = &adapter->tx_obj.q;
  964. if (q->created)
  965. be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
  966. be_queue_free(adapter, q);
  967. q = &adapter->tx_obj.cq;
  968. if (q->created)
  969. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  970. be_queue_free(adapter, q);
  971. /* Clear any residual events */
  972. be_eq_clean(adapter, &adapter->tx_eq);
  973. q = &adapter->tx_eq.q;
  974. if (q->created)
  975. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  976. be_queue_free(adapter, q);
  977. }
  978. static int be_tx_queues_create(struct be_adapter *adapter)
  979. {
  980. struct be_queue_info *eq, *q, *cq;
  981. adapter->tx_eq.max_eqd = 0;
  982. adapter->tx_eq.min_eqd = 0;
  983. adapter->tx_eq.cur_eqd = 96;
  984. adapter->tx_eq.enable_aic = false;
  985. /* Alloc Tx Event queue */
  986. eq = &adapter->tx_eq.q;
  987. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  988. return -1;
  989. /* Ask BE to create Tx Event queue */
  990. if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
  991. goto tx_eq_free;
  992. /* Alloc TX eth compl queue */
  993. cq = &adapter->tx_obj.cq;
  994. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  995. sizeof(struct be_eth_tx_compl)))
  996. goto tx_eq_destroy;
  997. /* Ask BE to create Tx eth compl queue */
  998. if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
  999. goto tx_cq_free;
  1000. /* Alloc TX eth queue */
  1001. q = &adapter->tx_obj.q;
  1002. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  1003. goto tx_cq_destroy;
  1004. /* Ask BE to create Tx eth queue */
  1005. if (be_cmd_txq_create(adapter, q, cq))
  1006. goto tx_q_free;
  1007. return 0;
  1008. tx_q_free:
  1009. be_queue_free(adapter, q);
  1010. tx_cq_destroy:
  1011. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1012. tx_cq_free:
  1013. be_queue_free(adapter, cq);
  1014. tx_eq_destroy:
  1015. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1016. tx_eq_free:
  1017. be_queue_free(adapter, eq);
  1018. return -1;
  1019. }
  1020. static void be_rx_queues_destroy(struct be_adapter *adapter)
  1021. {
  1022. struct be_queue_info *q;
  1023. q = &adapter->rx_obj.q;
  1024. if (q->created) {
  1025. be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
  1026. be_rx_q_clean(adapter);
  1027. }
  1028. be_queue_free(adapter, q);
  1029. q = &adapter->rx_obj.cq;
  1030. if (q->created)
  1031. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  1032. be_queue_free(adapter, q);
  1033. /* Clear any residual events */
  1034. be_eq_clean(adapter, &adapter->rx_eq);
  1035. q = &adapter->rx_eq.q;
  1036. if (q->created)
  1037. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  1038. be_queue_free(adapter, q);
  1039. }
  1040. static int be_rx_queues_create(struct be_adapter *adapter)
  1041. {
  1042. struct be_queue_info *eq, *q, *cq;
  1043. int rc;
  1044. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  1045. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  1046. adapter->rx_eq.min_eqd = 0;
  1047. adapter->rx_eq.cur_eqd = 0;
  1048. adapter->rx_eq.enable_aic = true;
  1049. /* Alloc Rx Event queue */
  1050. eq = &adapter->rx_eq.q;
  1051. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  1052. sizeof(struct be_eq_entry));
  1053. if (rc)
  1054. return rc;
  1055. /* Ask BE to create Rx Event queue */
  1056. rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
  1057. if (rc)
  1058. goto rx_eq_free;
  1059. /* Alloc RX eth compl queue */
  1060. cq = &adapter->rx_obj.cq;
  1061. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  1062. sizeof(struct be_eth_rx_compl));
  1063. if (rc)
  1064. goto rx_eq_destroy;
  1065. /* Ask BE to create Rx eth compl queue */
  1066. rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
  1067. if (rc)
  1068. goto rx_cq_free;
  1069. /* Alloc RX eth queue */
  1070. q = &adapter->rx_obj.q;
  1071. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1072. if (rc)
  1073. goto rx_cq_destroy;
  1074. /* Ask BE to create Rx eth queue */
  1075. rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
  1076. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1077. if (rc)
  1078. goto rx_q_free;
  1079. return 0;
  1080. rx_q_free:
  1081. be_queue_free(adapter, q);
  1082. rx_cq_destroy:
  1083. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1084. rx_cq_free:
  1085. be_queue_free(adapter, cq);
  1086. rx_eq_destroy:
  1087. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1088. rx_eq_free:
  1089. be_queue_free(adapter, eq);
  1090. return rc;
  1091. }
  1092. static irqreturn_t be_intx(int irq, void *dev)
  1093. {
  1094. struct be_adapter *adapter = dev;
  1095. int isr;
  1096. isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
  1097. be_pci_func(adapter) * CEV_ISR_SIZE);
  1098. if (!isr)
  1099. return IRQ_NONE;
  1100. event_handle(adapter, &adapter->tx_eq);
  1101. event_handle(adapter, &adapter->rx_eq);
  1102. return IRQ_HANDLED;
  1103. }
  1104. static irqreturn_t be_msix_rx(int irq, void *dev)
  1105. {
  1106. struct be_adapter *adapter = dev;
  1107. event_handle(adapter, &adapter->rx_eq);
  1108. return IRQ_HANDLED;
  1109. }
  1110. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1111. {
  1112. struct be_adapter *adapter = dev;
  1113. event_handle(adapter, &adapter->tx_eq);
  1114. return IRQ_HANDLED;
  1115. }
  1116. static inline bool do_gro(struct be_adapter *adapter,
  1117. struct be_eth_rx_compl *rxcp)
  1118. {
  1119. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1120. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1121. if (err)
  1122. drvr_stats(adapter)->be_rxcp_err++;
  1123. return (tcp_frame && !err) ? true : false;
  1124. }
  1125. int be_poll_rx(struct napi_struct *napi, int budget)
  1126. {
  1127. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1128. struct be_adapter *adapter =
  1129. container_of(rx_eq, struct be_adapter, rx_eq);
  1130. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1131. struct be_eth_rx_compl *rxcp;
  1132. u32 work_done;
  1133. for (work_done = 0; work_done < budget; work_done++) {
  1134. rxcp = be_rx_compl_get(adapter);
  1135. if (!rxcp)
  1136. break;
  1137. if (do_gro(adapter, rxcp))
  1138. be_rx_compl_process_gro(adapter, rxcp);
  1139. else
  1140. be_rx_compl_process(adapter, rxcp);
  1141. be_rx_compl_reset(rxcp);
  1142. }
  1143. /* Refill the queue */
  1144. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1145. be_post_rx_frags(adapter);
  1146. /* All consumed */
  1147. if (work_done < budget) {
  1148. napi_complete(napi);
  1149. be_cq_notify(adapter, rx_cq->id, true, work_done);
  1150. } else {
  1151. /* More to be consumed; continue with interrupts disabled */
  1152. be_cq_notify(adapter, rx_cq->id, false, work_done);
  1153. }
  1154. return work_done;
  1155. }
  1156. void be_process_tx(struct be_adapter *adapter)
  1157. {
  1158. struct be_queue_info *txq = &adapter->tx_obj.q;
  1159. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1160. struct be_eth_tx_compl *txcp;
  1161. u32 num_cmpl = 0;
  1162. u16 end_idx;
  1163. while ((txcp = be_tx_compl_get(tx_cq))) {
  1164. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1165. wrb_index, txcp);
  1166. be_tx_compl_process(adapter, end_idx);
  1167. num_cmpl++;
  1168. }
  1169. if (num_cmpl) {
  1170. be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
  1171. /* As Tx wrbs have been freed up, wake up netdev queue if
  1172. * it was stopped due to lack of tx wrbs.
  1173. */
  1174. if (netif_queue_stopped(adapter->netdev) &&
  1175. atomic_read(&txq->used) < txq->len / 2) {
  1176. netif_wake_queue(adapter->netdev);
  1177. }
  1178. drvr_stats(adapter)->be_tx_events++;
  1179. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1180. }
  1181. }
  1182. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1183. * For TX/MCC we don't honour budget; consume everything
  1184. */
  1185. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1186. {
  1187. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1188. struct be_adapter *adapter =
  1189. container_of(tx_eq, struct be_adapter, tx_eq);
  1190. napi_complete(napi);
  1191. be_process_tx(adapter);
  1192. be_process_mcc(adapter);
  1193. return 1;
  1194. }
  1195. static void be_worker(struct work_struct *work)
  1196. {
  1197. struct be_adapter *adapter =
  1198. container_of(work, struct be_adapter, work.work);
  1199. int status;
  1200. /* Get Stats */
  1201. status = be_cmd_get_stats(adapter, &adapter->stats.cmd);
  1202. if (!status)
  1203. netdev_stats_update(adapter);
  1204. /* Set EQ delay */
  1205. be_rx_eqd_update(adapter);
  1206. be_tx_rate_update(adapter);
  1207. be_rx_rate_update(adapter);
  1208. if (adapter->rx_post_starved) {
  1209. adapter->rx_post_starved = false;
  1210. be_post_rx_frags(adapter);
  1211. }
  1212. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1213. }
  1214. static void be_msix_enable(struct be_adapter *adapter)
  1215. {
  1216. int i, status;
  1217. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1218. adapter->msix_entries[i].entry = i;
  1219. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1220. BE_NUM_MSIX_VECTORS);
  1221. if (status == 0)
  1222. adapter->msix_enabled = true;
  1223. return;
  1224. }
  1225. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1226. {
  1227. return adapter->msix_entries[eq_id - 8 * be_pci_func(adapter)].vector;
  1228. }
  1229. static int be_msix_register(struct be_adapter *adapter)
  1230. {
  1231. struct net_device *netdev = adapter->netdev;
  1232. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1233. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1234. int status, vec;
  1235. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1236. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1237. status = request_irq(vec, be_msix_tx_mcc, 0, tx_eq->desc, adapter);
  1238. if (status)
  1239. goto err;
  1240. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1241. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1242. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1243. if (status) { /* Free TX IRQ */
  1244. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1245. free_irq(vec, adapter);
  1246. goto err;
  1247. }
  1248. return 0;
  1249. err:
  1250. dev_warn(&adapter->pdev->dev,
  1251. "MSIX Request IRQ failed - err %d\n", status);
  1252. pci_disable_msix(adapter->pdev);
  1253. adapter->msix_enabled = false;
  1254. return status;
  1255. }
  1256. static int be_irq_register(struct be_adapter *adapter)
  1257. {
  1258. struct net_device *netdev = adapter->netdev;
  1259. int status;
  1260. if (adapter->msix_enabled) {
  1261. status = be_msix_register(adapter);
  1262. if (status == 0)
  1263. goto done;
  1264. }
  1265. /* INTx */
  1266. netdev->irq = adapter->pdev->irq;
  1267. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1268. adapter);
  1269. if (status) {
  1270. dev_err(&adapter->pdev->dev,
  1271. "INTx request IRQ failed - err %d\n", status);
  1272. return status;
  1273. }
  1274. done:
  1275. adapter->isr_registered = true;
  1276. return 0;
  1277. }
  1278. static void be_irq_unregister(struct be_adapter *adapter)
  1279. {
  1280. struct net_device *netdev = adapter->netdev;
  1281. int vec;
  1282. if (!adapter->isr_registered)
  1283. return;
  1284. /* INTx */
  1285. if (!adapter->msix_enabled) {
  1286. free_irq(netdev->irq, adapter);
  1287. goto done;
  1288. }
  1289. /* MSIx */
  1290. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1291. free_irq(vec, adapter);
  1292. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1293. free_irq(vec, adapter);
  1294. done:
  1295. adapter->isr_registered = false;
  1296. return;
  1297. }
  1298. static int be_open(struct net_device *netdev)
  1299. {
  1300. struct be_adapter *adapter = netdev_priv(netdev);
  1301. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1302. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1303. bool link_up;
  1304. int status;
  1305. /* First time posting */
  1306. be_post_rx_frags(adapter);
  1307. napi_enable(&rx_eq->napi);
  1308. napi_enable(&tx_eq->napi);
  1309. be_irq_register(adapter);
  1310. be_intr_set(adapter, true);
  1311. /* The evt queues are created in unarmed state; arm them */
  1312. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  1313. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  1314. /* Rx compl queue may be in unarmed state; rearm it */
  1315. be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
  1316. status = be_cmd_link_status_query(adapter, &link_up);
  1317. if (status)
  1318. return status;
  1319. be_link_status_update(adapter, link_up);
  1320. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1321. return 0;
  1322. }
  1323. static int be_setup(struct be_adapter *adapter)
  1324. {
  1325. struct net_device *netdev = adapter->netdev;
  1326. u32 if_flags;
  1327. int status;
  1328. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1329. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1330. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1331. status = be_cmd_if_create(adapter, if_flags, netdev->dev_addr,
  1332. false/* pmac_invalid */, &adapter->if_handle,
  1333. &adapter->pmac_id);
  1334. if (status != 0)
  1335. goto do_none;
  1336. be_vid_config(netdev);
  1337. status = be_cmd_set_flow_control(adapter, true, true);
  1338. if (status != 0)
  1339. goto if_destroy;
  1340. status = be_tx_queues_create(adapter);
  1341. if (status != 0)
  1342. goto if_destroy;
  1343. status = be_rx_queues_create(adapter);
  1344. if (status != 0)
  1345. goto tx_qs_destroy;
  1346. status = be_mcc_queues_create(adapter);
  1347. if (status != 0)
  1348. goto rx_qs_destroy;
  1349. return 0;
  1350. rx_qs_destroy:
  1351. be_rx_queues_destroy(adapter);
  1352. tx_qs_destroy:
  1353. be_tx_queues_destroy(adapter);
  1354. if_destroy:
  1355. be_cmd_if_destroy(adapter, adapter->if_handle);
  1356. do_none:
  1357. return status;
  1358. }
  1359. static int be_clear(struct be_adapter *adapter)
  1360. {
  1361. be_rx_queues_destroy(adapter);
  1362. be_tx_queues_destroy(adapter);
  1363. be_cmd_if_destroy(adapter, adapter->if_handle);
  1364. be_mcc_queues_destroy(adapter);
  1365. return 0;
  1366. }
  1367. static int be_close(struct net_device *netdev)
  1368. {
  1369. struct be_adapter *adapter = netdev_priv(netdev);
  1370. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1371. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1372. int vec;
  1373. cancel_delayed_work_sync(&adapter->work);
  1374. netif_stop_queue(netdev);
  1375. netif_carrier_off(netdev);
  1376. adapter->link_up = false;
  1377. be_intr_set(adapter, false);
  1378. if (adapter->msix_enabled) {
  1379. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1380. synchronize_irq(vec);
  1381. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1382. synchronize_irq(vec);
  1383. } else {
  1384. synchronize_irq(netdev->irq);
  1385. }
  1386. be_irq_unregister(adapter);
  1387. napi_disable(&rx_eq->napi);
  1388. napi_disable(&tx_eq->napi);
  1389. /* Wait for all pending tx completions to arrive so that
  1390. * all tx skbs are freed.
  1391. */
  1392. be_tx_compl_clean(adapter);
  1393. return 0;
  1394. }
  1395. static struct net_device_ops be_netdev_ops = {
  1396. .ndo_open = be_open,
  1397. .ndo_stop = be_close,
  1398. .ndo_start_xmit = be_xmit,
  1399. .ndo_get_stats = be_get_stats,
  1400. .ndo_set_rx_mode = be_set_multicast_list,
  1401. .ndo_set_mac_address = be_mac_addr_set,
  1402. .ndo_change_mtu = be_change_mtu,
  1403. .ndo_validate_addr = eth_validate_addr,
  1404. .ndo_vlan_rx_register = be_vlan_register,
  1405. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1406. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1407. };
  1408. static void be_netdev_init(struct net_device *netdev)
  1409. {
  1410. struct be_adapter *adapter = netdev_priv(netdev);
  1411. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1412. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1413. NETIF_F_IPV6_CSUM | NETIF_F_GRO;
  1414. netdev->flags |= IFF_MULTICAST;
  1415. adapter->rx_csum = true;
  1416. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1417. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1418. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1419. BE_NAPI_WEIGHT);
  1420. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1421. BE_NAPI_WEIGHT);
  1422. netif_carrier_off(netdev);
  1423. netif_stop_queue(netdev);
  1424. }
  1425. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1426. {
  1427. if (adapter->csr)
  1428. iounmap(adapter->csr);
  1429. if (adapter->db)
  1430. iounmap(adapter->db);
  1431. if (adapter->pcicfg)
  1432. iounmap(adapter->pcicfg);
  1433. }
  1434. static int be_map_pci_bars(struct be_adapter *adapter)
  1435. {
  1436. u8 __iomem *addr;
  1437. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1438. pci_resource_len(adapter->pdev, 2));
  1439. if (addr == NULL)
  1440. return -ENOMEM;
  1441. adapter->csr = addr;
  1442. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1443. 128 * 1024);
  1444. if (addr == NULL)
  1445. goto pci_map_err;
  1446. adapter->db = addr;
  1447. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1448. pci_resource_len(adapter->pdev, 1));
  1449. if (addr == NULL)
  1450. goto pci_map_err;
  1451. adapter->pcicfg = addr;
  1452. return 0;
  1453. pci_map_err:
  1454. be_unmap_pci_bars(adapter);
  1455. return -ENOMEM;
  1456. }
  1457. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1458. {
  1459. struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
  1460. be_unmap_pci_bars(adapter);
  1461. if (mem->va)
  1462. pci_free_consistent(adapter->pdev, mem->size,
  1463. mem->va, mem->dma);
  1464. }
  1465. static int be_ctrl_init(struct be_adapter *adapter)
  1466. {
  1467. struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
  1468. struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
  1469. int status;
  1470. status = be_map_pci_bars(adapter);
  1471. if (status)
  1472. return status;
  1473. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1474. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1475. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1476. if (!mbox_mem_alloc->va) {
  1477. be_unmap_pci_bars(adapter);
  1478. return -1;
  1479. }
  1480. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1481. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1482. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1483. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1484. spin_lock_init(&adapter->mbox_lock);
  1485. spin_lock_init(&adapter->mcc_lock);
  1486. spin_lock_init(&adapter->mcc_cq_lock);
  1487. return 0;
  1488. }
  1489. static void be_stats_cleanup(struct be_adapter *adapter)
  1490. {
  1491. struct be_stats_obj *stats = &adapter->stats;
  1492. struct be_dma_mem *cmd = &stats->cmd;
  1493. if (cmd->va)
  1494. pci_free_consistent(adapter->pdev, cmd->size,
  1495. cmd->va, cmd->dma);
  1496. }
  1497. static int be_stats_init(struct be_adapter *adapter)
  1498. {
  1499. struct be_stats_obj *stats = &adapter->stats;
  1500. struct be_dma_mem *cmd = &stats->cmd;
  1501. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1502. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1503. if (cmd->va == NULL)
  1504. return -1;
  1505. return 0;
  1506. }
  1507. static void __devexit be_remove(struct pci_dev *pdev)
  1508. {
  1509. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1510. if (!adapter)
  1511. return;
  1512. unregister_netdev(adapter->netdev);
  1513. be_clear(adapter);
  1514. be_stats_cleanup(adapter);
  1515. be_ctrl_cleanup(adapter);
  1516. if (adapter->msix_enabled) {
  1517. pci_disable_msix(adapter->pdev);
  1518. adapter->msix_enabled = false;
  1519. }
  1520. pci_set_drvdata(pdev, NULL);
  1521. pci_release_regions(pdev);
  1522. pci_disable_device(pdev);
  1523. free_netdev(adapter->netdev);
  1524. }
  1525. static int be_hw_up(struct be_adapter *adapter)
  1526. {
  1527. int status;
  1528. status = be_cmd_POST(adapter);
  1529. if (status)
  1530. return status;
  1531. status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
  1532. if (status)
  1533. return status;
  1534. status = be_cmd_query_fw_cfg(adapter, &adapter->port_num);
  1535. return status;
  1536. }
  1537. static int __devinit be_probe(struct pci_dev *pdev,
  1538. const struct pci_device_id *pdev_id)
  1539. {
  1540. int status = 0;
  1541. struct be_adapter *adapter;
  1542. struct net_device *netdev;
  1543. u8 mac[ETH_ALEN];
  1544. status = pci_enable_device(pdev);
  1545. if (status)
  1546. goto do_none;
  1547. status = pci_request_regions(pdev, DRV_NAME);
  1548. if (status)
  1549. goto disable_dev;
  1550. pci_set_master(pdev);
  1551. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1552. if (netdev == NULL) {
  1553. status = -ENOMEM;
  1554. goto rel_reg;
  1555. }
  1556. adapter = netdev_priv(netdev);
  1557. adapter->pdev = pdev;
  1558. pci_set_drvdata(pdev, adapter);
  1559. adapter->netdev = netdev;
  1560. be_msix_enable(adapter);
  1561. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1562. if (!status) {
  1563. netdev->features |= NETIF_F_HIGHDMA;
  1564. } else {
  1565. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1566. if (status) {
  1567. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1568. goto free_netdev;
  1569. }
  1570. }
  1571. status = be_ctrl_init(adapter);
  1572. if (status)
  1573. goto free_netdev;
  1574. status = be_cmd_reset_function(adapter);
  1575. if (status)
  1576. goto ctrl_clean;
  1577. status = be_stats_init(adapter);
  1578. if (status)
  1579. goto ctrl_clean;
  1580. status = be_hw_up(adapter);
  1581. if (status)
  1582. goto stats_clean;
  1583. status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
  1584. true /* permanent */, 0);
  1585. if (status)
  1586. goto stats_clean;
  1587. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1588. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1589. be_netdev_init(netdev);
  1590. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1591. status = be_setup(adapter);
  1592. if (status)
  1593. goto stats_clean;
  1594. status = register_netdev(netdev);
  1595. if (status != 0)
  1596. goto unsetup;
  1597. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1598. return 0;
  1599. unsetup:
  1600. be_clear(adapter);
  1601. stats_clean:
  1602. be_stats_cleanup(adapter);
  1603. ctrl_clean:
  1604. be_ctrl_cleanup(adapter);
  1605. free_netdev:
  1606. free_netdev(adapter->netdev);
  1607. rel_reg:
  1608. pci_release_regions(pdev);
  1609. disable_dev:
  1610. pci_disable_device(pdev);
  1611. do_none:
  1612. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1613. return status;
  1614. }
  1615. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1616. {
  1617. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1618. struct net_device *netdev = adapter->netdev;
  1619. netif_device_detach(netdev);
  1620. if (netif_running(netdev)) {
  1621. rtnl_lock();
  1622. be_close(netdev);
  1623. be_clear(adapter);
  1624. rtnl_unlock();
  1625. }
  1626. pci_save_state(pdev);
  1627. pci_disable_device(pdev);
  1628. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1629. return 0;
  1630. }
  1631. static int be_resume(struct pci_dev *pdev)
  1632. {
  1633. int status = 0;
  1634. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1635. struct net_device *netdev = adapter->netdev;
  1636. netif_device_detach(netdev);
  1637. status = pci_enable_device(pdev);
  1638. if (status)
  1639. return status;
  1640. pci_set_power_state(pdev, 0);
  1641. pci_restore_state(pdev);
  1642. if (netif_running(netdev)) {
  1643. rtnl_lock();
  1644. be_setup(adapter);
  1645. be_open(netdev);
  1646. rtnl_unlock();
  1647. }
  1648. netif_device_attach(netdev);
  1649. return 0;
  1650. }
  1651. static struct pci_driver be_driver = {
  1652. .name = DRV_NAME,
  1653. .id_table = be_dev_ids,
  1654. .probe = be_probe,
  1655. .remove = be_remove,
  1656. .suspend = be_suspend,
  1657. .resume = be_resume
  1658. };
  1659. static int __init be_init_module(void)
  1660. {
  1661. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1662. && rx_frag_size != 2048) {
  1663. printk(KERN_WARNING DRV_NAME
  1664. " : Module param rx_frag_size must be 2048/4096/8192."
  1665. " Using 2048\n");
  1666. rx_frag_size = 2048;
  1667. }
  1668. return pci_register_driver(&be_driver);
  1669. }
  1670. module_init(be_init_module);
  1671. static void __exit be_exit_module(void)
  1672. {
  1673. pci_unregister_driver(&be_driver);
  1674. }
  1675. module_exit(be_exit_module);