timer.c 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /*
  2. * Copyright (C) ST-Ericsson SA 2011
  3. *
  4. * License Terms: GNU General Public License v2
  5. * Author: Mattias Wallin <mattias.wallin@stericsson.com> for ST-Ericsson
  6. */
  7. #include <linux/io.h>
  8. #include <linux/errno.h>
  9. #include <linux/clksrc-dbx500-prcmu.h>
  10. #include <asm/localtimer.h>
  11. #include <plat/mtu.h>
  12. #include <mach/setup.h>
  13. #include <mach/hardware.h>
  14. static void __init ux500_timer_init(void)
  15. {
  16. void __iomem *mtu_timer_base;
  17. void __iomem *prcmu_timer_base;
  18. if (cpu_is_u5500()) {
  19. #ifdef CONFIG_LOCAL_TIMERS
  20. twd_base = __io_address(U5500_TWD_BASE);
  21. #endif
  22. mtu_timer_base = __io_address(U5500_MTU0_BASE);
  23. prcmu_timer_base = __io_address(U5500_PRCMU_TIMER_3_BASE);
  24. } else if (cpu_is_u8500()) {
  25. #ifdef CONFIG_LOCAL_TIMERS
  26. twd_base = __io_address(U8500_TWD_BASE);
  27. #endif
  28. mtu_timer_base = __io_address(U8500_MTU0_BASE);
  29. prcmu_timer_base = __io_address(U8500_PRCMU_TIMER_4_BASE);
  30. } else {
  31. ux500_unknown_soc();
  32. }
  33. /*
  34. * Here we register the timerblocks active in the system.
  35. * Localtimers (twd) is started when both cpu is up and running.
  36. * MTU register a clocksource, clockevent and sched_clock.
  37. * Since the MTU is located in the VAPE power domain
  38. * it will be cleared in sleep which makes it unsuitable.
  39. * We however need it as a timer tick (clockevent)
  40. * during boot to calibrate delay until twd is started.
  41. * RTC-RTT have problems as timer tick during boot since it is
  42. * depending on delay which is not yet calibrated. RTC-RTT is in the
  43. * always-on powerdomain and is used as clockevent instead of twd when
  44. * sleeping.
  45. * The PRCMU timer 4(3 for DB5500) register a clocksource and
  46. * sched_clock with higher rating then MTU since is always-on.
  47. *
  48. */
  49. nmdk_timer_init(mtu_timer_base);
  50. clksrc_dbx500_prcmu_init(prcmu_timer_base);
  51. }
  52. static void ux500_timer_reset(void)
  53. {
  54. nmdk_clkevt_reset();
  55. nmdk_clksrc_reset();
  56. }
  57. struct sys_timer ux500_timer = {
  58. .init = ux500_timer_init,
  59. .resume = ux500_timer_reset,
  60. };