qeth_core_main.c 152 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007, 2009
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/tcp.h>
  19. #include <linux/mii.h>
  20. #include <linux/kthread.h>
  21. #include <linux/slab.h>
  22. #include <net/iucv/af_iucv.h>
  23. #include <asm/ebcdic.h>
  24. #include <asm/io.h>
  25. #include <asm/sysinfo.h>
  26. #include <asm/compat.h>
  27. #include "qeth_core.h"
  28. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  29. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  30. /* N P A M L V H */
  31. [QETH_DBF_SETUP] = {"qeth_setup",
  32. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  33. [QETH_DBF_MSG] = {"qeth_msg",
  34. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  35. [QETH_DBF_CTRL] = {"qeth_control",
  36. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  37. };
  38. EXPORT_SYMBOL_GPL(qeth_dbf);
  39. struct qeth_card_list_struct qeth_core_card_list;
  40. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  41. struct kmem_cache *qeth_core_header_cache;
  42. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  43. static struct kmem_cache *qeth_qdio_outbuf_cache;
  44. static struct device *qeth_core_root_dev;
  45. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  46. static struct lock_class_key qdio_out_skb_queue_key;
  47. static struct mutex qeth_mod_mutex;
  48. static void qeth_send_control_data_cb(struct qeth_channel *,
  49. struct qeth_cmd_buffer *);
  50. static int qeth_issue_next_read(struct qeth_card *);
  51. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  52. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  53. static void qeth_free_buffer_pool(struct qeth_card *);
  54. static int qeth_qdio_establish(struct qeth_card *);
  55. static void qeth_free_qdio_buffers(struct qeth_card *);
  56. static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
  57. struct qeth_qdio_out_buffer *buf,
  58. enum iucv_tx_notify notification);
  59. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
  60. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  61. struct qeth_qdio_out_buffer *buf,
  62. enum qeth_qdio_buffer_states newbufstate);
  63. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *, int);
  64. static inline const char *qeth_get_cardname(struct qeth_card *card)
  65. {
  66. if (card->info.guestlan) {
  67. switch (card->info.type) {
  68. case QETH_CARD_TYPE_OSD:
  69. return " Guest LAN QDIO";
  70. case QETH_CARD_TYPE_IQD:
  71. return " Guest LAN Hiper";
  72. case QETH_CARD_TYPE_OSM:
  73. return " Guest LAN QDIO - OSM";
  74. case QETH_CARD_TYPE_OSX:
  75. return " Guest LAN QDIO - OSX";
  76. default:
  77. return " unknown";
  78. }
  79. } else {
  80. switch (card->info.type) {
  81. case QETH_CARD_TYPE_OSD:
  82. return " OSD Express";
  83. case QETH_CARD_TYPE_IQD:
  84. return " HiperSockets";
  85. case QETH_CARD_TYPE_OSN:
  86. return " OSN QDIO";
  87. case QETH_CARD_TYPE_OSM:
  88. return " OSM QDIO";
  89. case QETH_CARD_TYPE_OSX:
  90. return " OSX QDIO";
  91. default:
  92. return " unknown";
  93. }
  94. }
  95. return " n/a";
  96. }
  97. /* max length to be returned: 14 */
  98. const char *qeth_get_cardname_short(struct qeth_card *card)
  99. {
  100. if (card->info.guestlan) {
  101. switch (card->info.type) {
  102. case QETH_CARD_TYPE_OSD:
  103. return "GuestLAN QDIO";
  104. case QETH_CARD_TYPE_IQD:
  105. return "GuestLAN Hiper";
  106. case QETH_CARD_TYPE_OSM:
  107. return "GuestLAN OSM";
  108. case QETH_CARD_TYPE_OSX:
  109. return "GuestLAN OSX";
  110. default:
  111. return "unknown";
  112. }
  113. } else {
  114. switch (card->info.type) {
  115. case QETH_CARD_TYPE_OSD:
  116. switch (card->info.link_type) {
  117. case QETH_LINK_TYPE_FAST_ETH:
  118. return "OSD_100";
  119. case QETH_LINK_TYPE_HSTR:
  120. return "HSTR";
  121. case QETH_LINK_TYPE_GBIT_ETH:
  122. return "OSD_1000";
  123. case QETH_LINK_TYPE_10GBIT_ETH:
  124. return "OSD_10GIG";
  125. case QETH_LINK_TYPE_LANE_ETH100:
  126. return "OSD_FE_LANE";
  127. case QETH_LINK_TYPE_LANE_TR:
  128. return "OSD_TR_LANE";
  129. case QETH_LINK_TYPE_LANE_ETH1000:
  130. return "OSD_GbE_LANE";
  131. case QETH_LINK_TYPE_LANE:
  132. return "OSD_ATM_LANE";
  133. default:
  134. return "OSD_Express";
  135. }
  136. case QETH_CARD_TYPE_IQD:
  137. return "HiperSockets";
  138. case QETH_CARD_TYPE_OSN:
  139. return "OSN";
  140. case QETH_CARD_TYPE_OSM:
  141. return "OSM_1000";
  142. case QETH_CARD_TYPE_OSX:
  143. return "OSX_10GIG";
  144. default:
  145. return "unknown";
  146. }
  147. }
  148. return "n/a";
  149. }
  150. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  151. int clear_start_mask)
  152. {
  153. unsigned long flags;
  154. spin_lock_irqsave(&card->thread_mask_lock, flags);
  155. card->thread_allowed_mask = threads;
  156. if (clear_start_mask)
  157. card->thread_start_mask &= threads;
  158. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  159. wake_up(&card->wait_q);
  160. }
  161. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  162. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  163. {
  164. unsigned long flags;
  165. int rc = 0;
  166. spin_lock_irqsave(&card->thread_mask_lock, flags);
  167. rc = (card->thread_running_mask & threads);
  168. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  169. return rc;
  170. }
  171. EXPORT_SYMBOL_GPL(qeth_threads_running);
  172. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  173. {
  174. return wait_event_interruptible(card->wait_q,
  175. qeth_threads_running(card, threads) == 0);
  176. }
  177. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  178. void qeth_clear_working_pool_list(struct qeth_card *card)
  179. {
  180. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  181. QETH_CARD_TEXT(card, 5, "clwrklst");
  182. list_for_each_entry_safe(pool_entry, tmp,
  183. &card->qdio.in_buf_pool.entry_list, list){
  184. list_del(&pool_entry->list);
  185. }
  186. }
  187. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  188. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  189. {
  190. struct qeth_buffer_pool_entry *pool_entry;
  191. void *ptr;
  192. int i, j;
  193. QETH_CARD_TEXT(card, 5, "alocpool");
  194. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  195. pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
  196. if (!pool_entry) {
  197. qeth_free_buffer_pool(card);
  198. return -ENOMEM;
  199. }
  200. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  201. ptr = (void *) __get_free_page(GFP_KERNEL);
  202. if (!ptr) {
  203. while (j > 0)
  204. free_page((unsigned long)
  205. pool_entry->elements[--j]);
  206. kfree(pool_entry);
  207. qeth_free_buffer_pool(card);
  208. return -ENOMEM;
  209. }
  210. pool_entry->elements[j] = ptr;
  211. }
  212. list_add(&pool_entry->init_list,
  213. &card->qdio.init_pool.entry_list);
  214. }
  215. return 0;
  216. }
  217. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  218. {
  219. QETH_CARD_TEXT(card, 2, "realcbp");
  220. if ((card->state != CARD_STATE_DOWN) &&
  221. (card->state != CARD_STATE_RECOVER))
  222. return -EPERM;
  223. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  224. qeth_clear_working_pool_list(card);
  225. qeth_free_buffer_pool(card);
  226. card->qdio.in_buf_pool.buf_count = bufcnt;
  227. card->qdio.init_pool.buf_count = bufcnt;
  228. return qeth_alloc_buffer_pool(card);
  229. }
  230. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  231. static inline int qeth_cq_init(struct qeth_card *card)
  232. {
  233. int rc;
  234. if (card->options.cq == QETH_CQ_ENABLED) {
  235. QETH_DBF_TEXT(SETUP, 2, "cqinit");
  236. memset(card->qdio.c_q->qdio_bufs, 0,
  237. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  238. card->qdio.c_q->next_buf_to_init = 127;
  239. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
  240. card->qdio.no_in_queues - 1, 0,
  241. 127);
  242. if (rc) {
  243. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  244. goto out;
  245. }
  246. }
  247. rc = 0;
  248. out:
  249. return rc;
  250. }
  251. static inline int qeth_alloc_cq(struct qeth_card *card)
  252. {
  253. int rc;
  254. if (card->options.cq == QETH_CQ_ENABLED) {
  255. int i;
  256. struct qdio_outbuf_state *outbuf_states;
  257. QETH_DBF_TEXT(SETUP, 2, "cqon");
  258. card->qdio.c_q = kzalloc(sizeof(struct qeth_qdio_q),
  259. GFP_KERNEL);
  260. if (!card->qdio.c_q) {
  261. rc = -1;
  262. goto kmsg_out;
  263. }
  264. QETH_DBF_HEX(SETUP, 2, &card->qdio.c_q, sizeof(void *));
  265. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  266. card->qdio.c_q->bufs[i].buffer =
  267. &card->qdio.c_q->qdio_bufs[i];
  268. }
  269. card->qdio.no_in_queues = 2;
  270. card->qdio.out_bufstates = (struct qdio_outbuf_state *)
  271. kzalloc(card->qdio.no_out_queues *
  272. QDIO_MAX_BUFFERS_PER_Q *
  273. sizeof(struct qdio_outbuf_state), GFP_KERNEL);
  274. outbuf_states = card->qdio.out_bufstates;
  275. if (outbuf_states == NULL) {
  276. rc = -1;
  277. goto free_cq_out;
  278. }
  279. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  280. card->qdio.out_qs[i]->bufstates = outbuf_states;
  281. outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
  282. }
  283. } else {
  284. QETH_DBF_TEXT(SETUP, 2, "nocq");
  285. card->qdio.c_q = NULL;
  286. card->qdio.no_in_queues = 1;
  287. }
  288. QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
  289. rc = 0;
  290. out:
  291. return rc;
  292. free_cq_out:
  293. kfree(card->qdio.c_q);
  294. card->qdio.c_q = NULL;
  295. kmsg_out:
  296. dev_err(&card->gdev->dev, "Failed to create completion queue\n");
  297. goto out;
  298. }
  299. static inline void qeth_free_cq(struct qeth_card *card)
  300. {
  301. if (card->qdio.c_q) {
  302. --card->qdio.no_in_queues;
  303. kfree(card->qdio.c_q);
  304. card->qdio.c_q = NULL;
  305. }
  306. kfree(card->qdio.out_bufstates);
  307. card->qdio.out_bufstates = NULL;
  308. }
  309. static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
  310. int delayed) {
  311. enum iucv_tx_notify n;
  312. switch (sbalf15) {
  313. case 0:
  314. n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
  315. break;
  316. case 4:
  317. case 16:
  318. case 17:
  319. case 18:
  320. n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
  321. TX_NOTIFY_UNREACHABLE;
  322. break;
  323. default:
  324. n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
  325. TX_NOTIFY_GENERALERROR;
  326. break;
  327. }
  328. return n;
  329. }
  330. static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
  331. int bidx, int forced_cleanup)
  332. {
  333. if (q->card->options.cq != QETH_CQ_ENABLED)
  334. return;
  335. if (q->bufs[bidx]->next_pending != NULL) {
  336. struct qeth_qdio_out_buffer *head = q->bufs[bidx];
  337. struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
  338. while (c) {
  339. if (forced_cleanup ||
  340. atomic_read(&c->state) ==
  341. QETH_QDIO_BUF_HANDLED_DELAYED) {
  342. struct qeth_qdio_out_buffer *f = c;
  343. QETH_CARD_TEXT(f->q->card, 5, "fp");
  344. QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
  345. /* release here to avoid interleaving between
  346. outbound tasklet and inbound tasklet
  347. regarding notifications and lifecycle */
  348. qeth_release_skbs(c);
  349. c = f->next_pending;
  350. BUG_ON(head->next_pending != f);
  351. head->next_pending = c;
  352. kmem_cache_free(qeth_qdio_outbuf_cache, f);
  353. } else {
  354. head = c;
  355. c = c->next_pending;
  356. }
  357. }
  358. }
  359. if (forced_cleanup && (atomic_read(&(q->bufs[bidx]->state)) ==
  360. QETH_QDIO_BUF_HANDLED_DELAYED)) {
  361. /* for recovery situations */
  362. q->bufs[bidx]->aob = q->bufstates[bidx].aob;
  363. qeth_init_qdio_out_buf(q, bidx);
  364. QETH_CARD_TEXT(q->card, 2, "clprecov");
  365. }
  366. }
  367. static inline void qeth_qdio_handle_aob(struct qeth_card *card,
  368. unsigned long phys_aob_addr) {
  369. struct qaob *aob;
  370. struct qeth_qdio_out_buffer *buffer;
  371. enum iucv_tx_notify notification;
  372. aob = (struct qaob *) phys_to_virt(phys_aob_addr);
  373. QETH_CARD_TEXT(card, 5, "haob");
  374. QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
  375. buffer = (struct qeth_qdio_out_buffer *) aob->user1;
  376. QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
  377. BUG_ON(buffer == NULL);
  378. if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
  379. QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
  380. notification = TX_NOTIFY_OK;
  381. } else {
  382. BUG_ON(atomic_read(&buffer->state) != QETH_QDIO_BUF_PENDING);
  383. atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
  384. notification = TX_NOTIFY_DELAYED_OK;
  385. }
  386. if (aob->aorc != 0) {
  387. QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
  388. notification = qeth_compute_cq_notification(aob->aorc, 1);
  389. }
  390. qeth_notify_skbs(buffer->q, buffer, notification);
  391. buffer->aob = NULL;
  392. qeth_clear_output_buffer(buffer->q, buffer,
  393. QETH_QDIO_BUF_HANDLED_DELAYED);
  394. /* from here on: do not touch buffer anymore */
  395. qdio_release_aob(aob);
  396. }
  397. static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
  398. {
  399. return card->options.cq == QETH_CQ_ENABLED &&
  400. card->qdio.c_q != NULL &&
  401. queue != 0 &&
  402. queue == card->qdio.no_in_queues - 1;
  403. }
  404. static int qeth_issue_next_read(struct qeth_card *card)
  405. {
  406. int rc;
  407. struct qeth_cmd_buffer *iob;
  408. QETH_CARD_TEXT(card, 5, "issnxrd");
  409. if (card->read.state != CH_STATE_UP)
  410. return -EIO;
  411. iob = qeth_get_buffer(&card->read);
  412. if (!iob) {
  413. dev_warn(&card->gdev->dev, "The qeth device driver "
  414. "failed to recover an error on the device\n");
  415. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  416. "available\n", dev_name(&card->gdev->dev));
  417. return -ENOMEM;
  418. }
  419. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  420. QETH_CARD_TEXT(card, 6, "noirqpnd");
  421. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  422. (addr_t) iob, 0, 0);
  423. if (rc) {
  424. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  425. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  426. atomic_set(&card->read.irq_pending, 0);
  427. card->read_or_write_problem = 1;
  428. qeth_schedule_recovery(card);
  429. wake_up(&card->wait_q);
  430. }
  431. return rc;
  432. }
  433. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  434. {
  435. struct qeth_reply *reply;
  436. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  437. if (reply) {
  438. atomic_set(&reply->refcnt, 1);
  439. atomic_set(&reply->received, 0);
  440. reply->card = card;
  441. };
  442. return reply;
  443. }
  444. static void qeth_get_reply(struct qeth_reply *reply)
  445. {
  446. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  447. atomic_inc(&reply->refcnt);
  448. }
  449. static void qeth_put_reply(struct qeth_reply *reply)
  450. {
  451. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  452. if (atomic_dec_and_test(&reply->refcnt))
  453. kfree(reply);
  454. }
  455. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  456. struct qeth_card *card)
  457. {
  458. char *ipa_name;
  459. int com = cmd->hdr.command;
  460. ipa_name = qeth_get_ipa_cmd_name(com);
  461. if (rc)
  462. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  463. "x%X \"%s\"\n",
  464. ipa_name, com, dev_name(&card->gdev->dev),
  465. QETH_CARD_IFNAME(card), rc,
  466. qeth_get_ipa_msg(rc));
  467. else
  468. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  469. ipa_name, com, dev_name(&card->gdev->dev),
  470. QETH_CARD_IFNAME(card));
  471. }
  472. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  473. struct qeth_cmd_buffer *iob)
  474. {
  475. struct qeth_ipa_cmd *cmd = NULL;
  476. QETH_CARD_TEXT(card, 5, "chkipad");
  477. if (IS_IPA(iob->data)) {
  478. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  479. if (IS_IPA_REPLY(cmd)) {
  480. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  481. cmd->hdr.command != IPA_CMD_DELCCID &&
  482. cmd->hdr.command != IPA_CMD_MODCCID &&
  483. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  484. qeth_issue_ipa_msg(cmd,
  485. cmd->hdr.return_code, card);
  486. return cmd;
  487. } else {
  488. switch (cmd->hdr.command) {
  489. case IPA_CMD_STOPLAN:
  490. dev_warn(&card->gdev->dev,
  491. "The link for interface %s on CHPID"
  492. " 0x%X failed\n",
  493. QETH_CARD_IFNAME(card),
  494. card->info.chpid);
  495. card->lan_online = 0;
  496. if (card->dev && netif_carrier_ok(card->dev))
  497. netif_carrier_off(card->dev);
  498. return NULL;
  499. case IPA_CMD_STARTLAN:
  500. dev_info(&card->gdev->dev,
  501. "The link for %s on CHPID 0x%X has"
  502. " been restored\n",
  503. QETH_CARD_IFNAME(card),
  504. card->info.chpid);
  505. netif_carrier_on(card->dev);
  506. card->lan_online = 1;
  507. if (card->info.hwtrap)
  508. card->info.hwtrap = 2;
  509. qeth_schedule_recovery(card);
  510. return NULL;
  511. case IPA_CMD_MODCCID:
  512. return cmd;
  513. case IPA_CMD_REGISTER_LOCAL_ADDR:
  514. QETH_CARD_TEXT(card, 3, "irla");
  515. break;
  516. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  517. QETH_CARD_TEXT(card, 3, "urla");
  518. break;
  519. default:
  520. QETH_DBF_MESSAGE(2, "Received data is IPA "
  521. "but not a reply!\n");
  522. break;
  523. }
  524. }
  525. }
  526. return cmd;
  527. }
  528. void qeth_clear_ipacmd_list(struct qeth_card *card)
  529. {
  530. struct qeth_reply *reply, *r;
  531. unsigned long flags;
  532. QETH_CARD_TEXT(card, 4, "clipalst");
  533. spin_lock_irqsave(&card->lock, flags);
  534. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  535. qeth_get_reply(reply);
  536. reply->rc = -EIO;
  537. atomic_inc(&reply->received);
  538. list_del_init(&reply->list);
  539. wake_up(&reply->wait_q);
  540. qeth_put_reply(reply);
  541. }
  542. spin_unlock_irqrestore(&card->lock, flags);
  543. atomic_set(&card->write.irq_pending, 0);
  544. }
  545. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  546. static int qeth_check_idx_response(struct qeth_card *card,
  547. unsigned char *buffer)
  548. {
  549. if (!buffer)
  550. return 0;
  551. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  552. if ((buffer[2] & 0xc0) == 0xc0) {
  553. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  554. "with cause code 0x%02x%s\n",
  555. buffer[4],
  556. ((buffer[4] == 0x22) ?
  557. " -- try another portname" : ""));
  558. QETH_CARD_TEXT(card, 2, "ckidxres");
  559. QETH_CARD_TEXT(card, 2, " idxterm");
  560. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  561. if (buffer[4] == 0xf6) {
  562. dev_err(&card->gdev->dev,
  563. "The qeth device is not configured "
  564. "for the OSI layer required by z/VM\n");
  565. return -EPERM;
  566. }
  567. return -EIO;
  568. }
  569. return 0;
  570. }
  571. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  572. __u32 len)
  573. {
  574. struct qeth_card *card;
  575. card = CARD_FROM_CDEV(channel->ccwdev);
  576. QETH_CARD_TEXT(card, 4, "setupccw");
  577. if (channel == &card->read)
  578. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  579. else
  580. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  581. channel->ccw.count = len;
  582. channel->ccw.cda = (__u32) __pa(iob);
  583. }
  584. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  585. {
  586. __u8 index;
  587. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  588. index = channel->io_buf_no;
  589. do {
  590. if (channel->iob[index].state == BUF_STATE_FREE) {
  591. channel->iob[index].state = BUF_STATE_LOCKED;
  592. channel->io_buf_no = (channel->io_buf_no + 1) %
  593. QETH_CMD_BUFFER_NO;
  594. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  595. return channel->iob + index;
  596. }
  597. index = (index + 1) % QETH_CMD_BUFFER_NO;
  598. } while (index != channel->io_buf_no);
  599. return NULL;
  600. }
  601. void qeth_release_buffer(struct qeth_channel *channel,
  602. struct qeth_cmd_buffer *iob)
  603. {
  604. unsigned long flags;
  605. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  606. spin_lock_irqsave(&channel->iob_lock, flags);
  607. memset(iob->data, 0, QETH_BUFSIZE);
  608. iob->state = BUF_STATE_FREE;
  609. iob->callback = qeth_send_control_data_cb;
  610. iob->rc = 0;
  611. spin_unlock_irqrestore(&channel->iob_lock, flags);
  612. wake_up(&channel->wait_q);
  613. }
  614. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  615. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  616. {
  617. struct qeth_cmd_buffer *buffer = NULL;
  618. unsigned long flags;
  619. spin_lock_irqsave(&channel->iob_lock, flags);
  620. buffer = __qeth_get_buffer(channel);
  621. spin_unlock_irqrestore(&channel->iob_lock, flags);
  622. return buffer;
  623. }
  624. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  625. {
  626. struct qeth_cmd_buffer *buffer;
  627. wait_event(channel->wait_q,
  628. ((buffer = qeth_get_buffer(channel)) != NULL));
  629. return buffer;
  630. }
  631. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  632. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  633. {
  634. int cnt;
  635. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  636. qeth_release_buffer(channel, &channel->iob[cnt]);
  637. channel->buf_no = 0;
  638. channel->io_buf_no = 0;
  639. }
  640. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  641. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  642. struct qeth_cmd_buffer *iob)
  643. {
  644. struct qeth_card *card;
  645. struct qeth_reply *reply, *r;
  646. struct qeth_ipa_cmd *cmd;
  647. unsigned long flags;
  648. int keep_reply;
  649. int rc = 0;
  650. card = CARD_FROM_CDEV(channel->ccwdev);
  651. QETH_CARD_TEXT(card, 4, "sndctlcb");
  652. rc = qeth_check_idx_response(card, iob->data);
  653. switch (rc) {
  654. case 0:
  655. break;
  656. case -EIO:
  657. qeth_clear_ipacmd_list(card);
  658. qeth_schedule_recovery(card);
  659. /* fall through */
  660. default:
  661. goto out;
  662. }
  663. cmd = qeth_check_ipa_data(card, iob);
  664. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  665. goto out;
  666. /*in case of OSN : check if cmd is set */
  667. if (card->info.type == QETH_CARD_TYPE_OSN &&
  668. cmd &&
  669. cmd->hdr.command != IPA_CMD_STARTLAN &&
  670. card->osn_info.assist_cb != NULL) {
  671. card->osn_info.assist_cb(card->dev, cmd);
  672. goto out;
  673. }
  674. spin_lock_irqsave(&card->lock, flags);
  675. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  676. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  677. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  678. qeth_get_reply(reply);
  679. list_del_init(&reply->list);
  680. spin_unlock_irqrestore(&card->lock, flags);
  681. keep_reply = 0;
  682. if (reply->callback != NULL) {
  683. if (cmd) {
  684. reply->offset = (__u16)((char *)cmd -
  685. (char *)iob->data);
  686. keep_reply = reply->callback(card,
  687. reply,
  688. (unsigned long)cmd);
  689. } else
  690. keep_reply = reply->callback(card,
  691. reply,
  692. (unsigned long)iob);
  693. }
  694. if (cmd)
  695. reply->rc = (u16) cmd->hdr.return_code;
  696. else if (iob->rc)
  697. reply->rc = iob->rc;
  698. if (keep_reply) {
  699. spin_lock_irqsave(&card->lock, flags);
  700. list_add_tail(&reply->list,
  701. &card->cmd_waiter_list);
  702. spin_unlock_irqrestore(&card->lock, flags);
  703. } else {
  704. atomic_inc(&reply->received);
  705. wake_up(&reply->wait_q);
  706. }
  707. qeth_put_reply(reply);
  708. goto out;
  709. }
  710. }
  711. spin_unlock_irqrestore(&card->lock, flags);
  712. out:
  713. memcpy(&card->seqno.pdu_hdr_ack,
  714. QETH_PDU_HEADER_SEQ_NO(iob->data),
  715. QETH_SEQ_NO_LENGTH);
  716. qeth_release_buffer(channel, iob);
  717. }
  718. static int qeth_setup_channel(struct qeth_channel *channel)
  719. {
  720. int cnt;
  721. QETH_DBF_TEXT(SETUP, 2, "setupch");
  722. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  723. channel->iob[cnt].data =
  724. kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  725. if (channel->iob[cnt].data == NULL)
  726. break;
  727. channel->iob[cnt].state = BUF_STATE_FREE;
  728. channel->iob[cnt].channel = channel;
  729. channel->iob[cnt].callback = qeth_send_control_data_cb;
  730. channel->iob[cnt].rc = 0;
  731. }
  732. if (cnt < QETH_CMD_BUFFER_NO) {
  733. while (cnt-- > 0)
  734. kfree(channel->iob[cnt].data);
  735. return -ENOMEM;
  736. }
  737. channel->buf_no = 0;
  738. channel->io_buf_no = 0;
  739. atomic_set(&channel->irq_pending, 0);
  740. spin_lock_init(&channel->iob_lock);
  741. init_waitqueue_head(&channel->wait_q);
  742. return 0;
  743. }
  744. static int qeth_set_thread_start_bit(struct qeth_card *card,
  745. unsigned long thread)
  746. {
  747. unsigned long flags;
  748. spin_lock_irqsave(&card->thread_mask_lock, flags);
  749. if (!(card->thread_allowed_mask & thread) ||
  750. (card->thread_start_mask & thread)) {
  751. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  752. return -EPERM;
  753. }
  754. card->thread_start_mask |= thread;
  755. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  756. return 0;
  757. }
  758. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  759. {
  760. unsigned long flags;
  761. spin_lock_irqsave(&card->thread_mask_lock, flags);
  762. card->thread_start_mask &= ~thread;
  763. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  764. wake_up(&card->wait_q);
  765. }
  766. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  767. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  768. {
  769. unsigned long flags;
  770. spin_lock_irqsave(&card->thread_mask_lock, flags);
  771. card->thread_running_mask &= ~thread;
  772. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  773. wake_up(&card->wait_q);
  774. }
  775. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  776. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  777. {
  778. unsigned long flags;
  779. int rc = 0;
  780. spin_lock_irqsave(&card->thread_mask_lock, flags);
  781. if (card->thread_start_mask & thread) {
  782. if ((card->thread_allowed_mask & thread) &&
  783. !(card->thread_running_mask & thread)) {
  784. rc = 1;
  785. card->thread_start_mask &= ~thread;
  786. card->thread_running_mask |= thread;
  787. } else
  788. rc = -EPERM;
  789. }
  790. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  791. return rc;
  792. }
  793. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  794. {
  795. int rc = 0;
  796. wait_event(card->wait_q,
  797. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  798. return rc;
  799. }
  800. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  801. void qeth_schedule_recovery(struct qeth_card *card)
  802. {
  803. QETH_CARD_TEXT(card, 2, "startrec");
  804. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  805. schedule_work(&card->kernel_thread_starter);
  806. }
  807. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  808. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  809. {
  810. int dstat, cstat;
  811. char *sense;
  812. struct qeth_card *card;
  813. sense = (char *) irb->ecw;
  814. cstat = irb->scsw.cmd.cstat;
  815. dstat = irb->scsw.cmd.dstat;
  816. card = CARD_FROM_CDEV(cdev);
  817. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  818. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  819. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  820. QETH_CARD_TEXT(card, 2, "CGENCHK");
  821. dev_warn(&cdev->dev, "The qeth device driver "
  822. "failed to recover an error on the device\n");
  823. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  824. dev_name(&cdev->dev), dstat, cstat);
  825. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  826. 16, 1, irb, 64, 1);
  827. return 1;
  828. }
  829. if (dstat & DEV_STAT_UNIT_CHECK) {
  830. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  831. SENSE_RESETTING_EVENT_FLAG) {
  832. QETH_CARD_TEXT(card, 2, "REVIND");
  833. return 1;
  834. }
  835. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  836. SENSE_COMMAND_REJECT_FLAG) {
  837. QETH_CARD_TEXT(card, 2, "CMDREJi");
  838. return 1;
  839. }
  840. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  841. QETH_CARD_TEXT(card, 2, "AFFE");
  842. return 1;
  843. }
  844. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  845. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  846. return 0;
  847. }
  848. QETH_CARD_TEXT(card, 2, "DGENCHK");
  849. return 1;
  850. }
  851. return 0;
  852. }
  853. static long __qeth_check_irb_error(struct ccw_device *cdev,
  854. unsigned long intparm, struct irb *irb)
  855. {
  856. struct qeth_card *card;
  857. card = CARD_FROM_CDEV(cdev);
  858. if (!IS_ERR(irb))
  859. return 0;
  860. switch (PTR_ERR(irb)) {
  861. case -EIO:
  862. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  863. dev_name(&cdev->dev));
  864. QETH_CARD_TEXT(card, 2, "ckirberr");
  865. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  866. break;
  867. case -ETIMEDOUT:
  868. dev_warn(&cdev->dev, "A hardware operation timed out"
  869. " on the device\n");
  870. QETH_CARD_TEXT(card, 2, "ckirberr");
  871. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  872. if (intparm == QETH_RCD_PARM) {
  873. if (card && (card->data.ccwdev == cdev)) {
  874. card->data.state = CH_STATE_DOWN;
  875. wake_up(&card->wait_q);
  876. }
  877. }
  878. break;
  879. default:
  880. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  881. dev_name(&cdev->dev), PTR_ERR(irb));
  882. QETH_CARD_TEXT(card, 2, "ckirberr");
  883. QETH_CARD_TEXT(card, 2, " rc???");
  884. }
  885. return PTR_ERR(irb);
  886. }
  887. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  888. struct irb *irb)
  889. {
  890. int rc;
  891. int cstat, dstat;
  892. struct qeth_cmd_buffer *buffer;
  893. struct qeth_channel *channel;
  894. struct qeth_card *card;
  895. struct qeth_cmd_buffer *iob;
  896. __u8 index;
  897. if (__qeth_check_irb_error(cdev, intparm, irb))
  898. return;
  899. cstat = irb->scsw.cmd.cstat;
  900. dstat = irb->scsw.cmd.dstat;
  901. card = CARD_FROM_CDEV(cdev);
  902. if (!card)
  903. return;
  904. QETH_CARD_TEXT(card, 5, "irq");
  905. if (card->read.ccwdev == cdev) {
  906. channel = &card->read;
  907. QETH_CARD_TEXT(card, 5, "read");
  908. } else if (card->write.ccwdev == cdev) {
  909. channel = &card->write;
  910. QETH_CARD_TEXT(card, 5, "write");
  911. } else {
  912. channel = &card->data;
  913. QETH_CARD_TEXT(card, 5, "data");
  914. }
  915. atomic_set(&channel->irq_pending, 0);
  916. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  917. channel->state = CH_STATE_STOPPED;
  918. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  919. channel->state = CH_STATE_HALTED;
  920. /*let's wake up immediately on data channel*/
  921. if ((channel == &card->data) && (intparm != 0) &&
  922. (intparm != QETH_RCD_PARM))
  923. goto out;
  924. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  925. QETH_CARD_TEXT(card, 6, "clrchpar");
  926. /* we don't have to handle this further */
  927. intparm = 0;
  928. }
  929. if (intparm == QETH_HALT_CHANNEL_PARM) {
  930. QETH_CARD_TEXT(card, 6, "hltchpar");
  931. /* we don't have to handle this further */
  932. intparm = 0;
  933. }
  934. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  935. (dstat & DEV_STAT_UNIT_CHECK) ||
  936. (cstat)) {
  937. if (irb->esw.esw0.erw.cons) {
  938. dev_warn(&channel->ccwdev->dev,
  939. "The qeth device driver failed to recover "
  940. "an error on the device\n");
  941. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  942. "0x%X dstat 0x%X\n",
  943. dev_name(&channel->ccwdev->dev), cstat, dstat);
  944. print_hex_dump(KERN_WARNING, "qeth: irb ",
  945. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  946. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  947. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  948. }
  949. if (intparm == QETH_RCD_PARM) {
  950. channel->state = CH_STATE_DOWN;
  951. goto out;
  952. }
  953. rc = qeth_get_problem(cdev, irb);
  954. if (rc) {
  955. qeth_clear_ipacmd_list(card);
  956. qeth_schedule_recovery(card);
  957. goto out;
  958. }
  959. }
  960. if (intparm == QETH_RCD_PARM) {
  961. channel->state = CH_STATE_RCD_DONE;
  962. goto out;
  963. }
  964. if (intparm) {
  965. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  966. buffer->state = BUF_STATE_PROCESSED;
  967. }
  968. if (channel == &card->data)
  969. return;
  970. if (channel == &card->read &&
  971. channel->state == CH_STATE_UP)
  972. qeth_issue_next_read(card);
  973. iob = channel->iob;
  974. index = channel->buf_no;
  975. while (iob[index].state == BUF_STATE_PROCESSED) {
  976. if (iob[index].callback != NULL)
  977. iob[index].callback(channel, iob + index);
  978. index = (index + 1) % QETH_CMD_BUFFER_NO;
  979. }
  980. channel->buf_no = index;
  981. out:
  982. wake_up(&card->wait_q);
  983. return;
  984. }
  985. static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
  986. struct qeth_qdio_out_buffer *buf,
  987. enum iucv_tx_notify notification)
  988. {
  989. struct sk_buff *skb;
  990. if (skb_queue_empty(&buf->skb_list))
  991. goto out;
  992. skb = skb_peek(&buf->skb_list);
  993. while (skb) {
  994. QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
  995. QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
  996. if (skb->protocol == ETH_P_AF_IUCV) {
  997. if (skb->sk) {
  998. struct iucv_sock *iucv = iucv_sk(skb->sk);
  999. iucv->sk_txnotify(skb, notification);
  1000. }
  1001. }
  1002. if (skb_queue_is_last(&buf->skb_list, skb))
  1003. skb = NULL;
  1004. else
  1005. skb = skb_queue_next(&buf->skb_list, skb);
  1006. }
  1007. out:
  1008. return;
  1009. }
  1010. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
  1011. {
  1012. struct sk_buff *skb;
  1013. struct iucv_sock *iucv;
  1014. int notify_general_error = 0;
  1015. if (atomic_read(&buf->state) == QETH_QDIO_BUF_PENDING)
  1016. notify_general_error = 1;
  1017. /* release may never happen from within CQ tasklet scope */
  1018. BUG_ON(atomic_read(&buf->state) == QETH_QDIO_BUF_IN_CQ);
  1019. skb = skb_dequeue(&buf->skb_list);
  1020. while (skb) {
  1021. QETH_CARD_TEXT(buf->q->card, 5, "skbr");
  1022. QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
  1023. if (notify_general_error && skb->protocol == ETH_P_AF_IUCV) {
  1024. if (skb->sk) {
  1025. iucv = iucv_sk(skb->sk);
  1026. iucv->sk_txnotify(skb, TX_NOTIFY_GENERALERROR);
  1027. }
  1028. }
  1029. atomic_dec(&skb->users);
  1030. dev_kfree_skb_any(skb);
  1031. skb = skb_dequeue(&buf->skb_list);
  1032. }
  1033. }
  1034. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  1035. struct qeth_qdio_out_buffer *buf,
  1036. enum qeth_qdio_buffer_states newbufstate)
  1037. {
  1038. int i;
  1039. /* is PCI flag set on buffer? */
  1040. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  1041. atomic_dec(&queue->set_pci_flags_count);
  1042. if (newbufstate == QETH_QDIO_BUF_EMPTY) {
  1043. qeth_release_skbs(buf);
  1044. }
  1045. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  1046. if (buf->buffer->element[i].addr && buf->is_header[i])
  1047. kmem_cache_free(qeth_core_header_cache,
  1048. buf->buffer->element[i].addr);
  1049. buf->is_header[i] = 0;
  1050. buf->buffer->element[i].length = 0;
  1051. buf->buffer->element[i].addr = NULL;
  1052. buf->buffer->element[i].eflags = 0;
  1053. buf->buffer->element[i].sflags = 0;
  1054. }
  1055. buf->buffer->element[15].eflags = 0;
  1056. buf->buffer->element[15].sflags = 0;
  1057. buf->next_element_to_fill = 0;
  1058. atomic_set(&buf->state, newbufstate);
  1059. }
  1060. static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
  1061. {
  1062. int j;
  1063. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1064. if (!q->bufs[j])
  1065. continue;
  1066. qeth_cleanup_handled_pending(q, j, 1);
  1067. qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
  1068. if (free) {
  1069. kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
  1070. q->bufs[j] = NULL;
  1071. }
  1072. }
  1073. }
  1074. void qeth_clear_qdio_buffers(struct qeth_card *card)
  1075. {
  1076. int i;
  1077. QETH_CARD_TEXT(card, 2, "clearqdbf");
  1078. /* clear outbound buffers to free skbs */
  1079. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1080. if (card->qdio.out_qs[i]) {
  1081. qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
  1082. }
  1083. }
  1084. }
  1085. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  1086. static void qeth_free_buffer_pool(struct qeth_card *card)
  1087. {
  1088. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  1089. int i = 0;
  1090. list_for_each_entry_safe(pool_entry, tmp,
  1091. &card->qdio.init_pool.entry_list, init_list){
  1092. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  1093. free_page((unsigned long)pool_entry->elements[i]);
  1094. list_del(&pool_entry->init_list);
  1095. kfree(pool_entry);
  1096. }
  1097. }
  1098. static void qeth_free_qdio_buffers(struct qeth_card *card)
  1099. {
  1100. int i, j;
  1101. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  1102. QETH_QDIO_UNINITIALIZED)
  1103. return;
  1104. qeth_free_cq(card);
  1105. cancel_delayed_work_sync(&card->buffer_reclaim_work);
  1106. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  1107. dev_kfree_skb_any(card->qdio.in_q->bufs[j].rx_skb);
  1108. kfree(card->qdio.in_q);
  1109. card->qdio.in_q = NULL;
  1110. /* inbound buffer pool */
  1111. qeth_free_buffer_pool(card);
  1112. /* free outbound qdio_qs */
  1113. if (card->qdio.out_qs) {
  1114. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1115. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  1116. kfree(card->qdio.out_qs[i]);
  1117. }
  1118. kfree(card->qdio.out_qs);
  1119. card->qdio.out_qs = NULL;
  1120. }
  1121. }
  1122. static void qeth_clean_channel(struct qeth_channel *channel)
  1123. {
  1124. int cnt;
  1125. QETH_DBF_TEXT(SETUP, 2, "freech");
  1126. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1127. kfree(channel->iob[cnt].data);
  1128. }
  1129. static void qeth_get_channel_path_desc(struct qeth_card *card)
  1130. {
  1131. struct ccw_device *ccwdev;
  1132. struct channelPath_dsc {
  1133. u8 flags;
  1134. u8 lsn;
  1135. u8 desc;
  1136. u8 chpid;
  1137. u8 swla;
  1138. u8 zeroes;
  1139. u8 chla;
  1140. u8 chpp;
  1141. } *chp_dsc;
  1142. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  1143. ccwdev = card->data.ccwdev;
  1144. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1145. if (chp_dsc != NULL) {
  1146. if (card->info.type != QETH_CARD_TYPE_IQD) {
  1147. /* CHPP field bit 6 == 1 -> single queue */
  1148. if ((chp_dsc->chpp & 0x02) == 0x02) {
  1149. if ((atomic_read(&card->qdio.state) !=
  1150. QETH_QDIO_UNINITIALIZED) &&
  1151. (card->qdio.no_out_queues == 4))
  1152. /* change from 4 to 1 outbound queues */
  1153. qeth_free_qdio_buffers(card);
  1154. card->qdio.no_out_queues = 1;
  1155. if (card->qdio.default_out_queue != 0)
  1156. dev_info(&card->gdev->dev,
  1157. "Priority Queueing not supported\n");
  1158. card->qdio.default_out_queue = 0;
  1159. } else {
  1160. if ((atomic_read(&card->qdio.state) !=
  1161. QETH_QDIO_UNINITIALIZED) &&
  1162. (card->qdio.no_out_queues == 1)) {
  1163. /* change from 1 to 4 outbound queues */
  1164. qeth_free_qdio_buffers(card);
  1165. card->qdio.default_out_queue = 2;
  1166. }
  1167. card->qdio.no_out_queues = 4;
  1168. }
  1169. }
  1170. card->info.func_level = 0x4100 + chp_dsc->desc;
  1171. kfree(chp_dsc);
  1172. }
  1173. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  1174. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  1175. return;
  1176. }
  1177. static void qeth_init_qdio_info(struct qeth_card *card)
  1178. {
  1179. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  1180. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1181. /* inbound */
  1182. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1183. if (card->info.type == QETH_CARD_TYPE_IQD)
  1184. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  1185. else
  1186. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  1187. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  1188. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  1189. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  1190. }
  1191. static void qeth_set_intial_options(struct qeth_card *card)
  1192. {
  1193. card->options.route4.type = NO_ROUTER;
  1194. card->options.route6.type = NO_ROUTER;
  1195. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  1196. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  1197. card->options.fake_broadcast = 0;
  1198. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  1199. card->options.performance_stats = 0;
  1200. card->options.rx_sg_cb = QETH_RX_SG_CB;
  1201. card->options.isolation = ISOLATION_MODE_NONE;
  1202. card->options.cq = QETH_CQ_DISABLED;
  1203. }
  1204. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  1205. {
  1206. unsigned long flags;
  1207. int rc = 0;
  1208. spin_lock_irqsave(&card->thread_mask_lock, flags);
  1209. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  1210. (u8) card->thread_start_mask,
  1211. (u8) card->thread_allowed_mask,
  1212. (u8) card->thread_running_mask);
  1213. rc = (card->thread_start_mask & thread);
  1214. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  1215. return rc;
  1216. }
  1217. static void qeth_start_kernel_thread(struct work_struct *work)
  1218. {
  1219. struct task_struct *ts;
  1220. struct qeth_card *card = container_of(work, struct qeth_card,
  1221. kernel_thread_starter);
  1222. QETH_CARD_TEXT(card , 2, "strthrd");
  1223. if (card->read.state != CH_STATE_UP &&
  1224. card->write.state != CH_STATE_UP)
  1225. return;
  1226. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
  1227. ts = kthread_run(card->discipline->recover, (void *)card,
  1228. "qeth_recover");
  1229. if (IS_ERR(ts)) {
  1230. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  1231. qeth_clear_thread_running_bit(card,
  1232. QETH_RECOVER_THREAD);
  1233. }
  1234. }
  1235. }
  1236. static int qeth_setup_card(struct qeth_card *card)
  1237. {
  1238. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1239. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1240. card->read.state = CH_STATE_DOWN;
  1241. card->write.state = CH_STATE_DOWN;
  1242. card->data.state = CH_STATE_DOWN;
  1243. card->state = CARD_STATE_DOWN;
  1244. card->lan_online = 0;
  1245. card->read_or_write_problem = 0;
  1246. card->dev = NULL;
  1247. spin_lock_init(&card->vlanlock);
  1248. spin_lock_init(&card->mclock);
  1249. spin_lock_init(&card->lock);
  1250. spin_lock_init(&card->ip_lock);
  1251. spin_lock_init(&card->thread_mask_lock);
  1252. mutex_init(&card->conf_mutex);
  1253. mutex_init(&card->discipline_mutex);
  1254. card->thread_start_mask = 0;
  1255. card->thread_allowed_mask = 0;
  1256. card->thread_running_mask = 0;
  1257. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1258. INIT_LIST_HEAD(&card->ip_list);
  1259. INIT_LIST_HEAD(card->ip_tbd_list);
  1260. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1261. init_waitqueue_head(&card->wait_q);
  1262. /* initial options */
  1263. qeth_set_intial_options(card);
  1264. /* IP address takeover */
  1265. INIT_LIST_HEAD(&card->ipato.entries);
  1266. card->ipato.enabled = 0;
  1267. card->ipato.invert4 = 0;
  1268. card->ipato.invert6 = 0;
  1269. /* init QDIO stuff */
  1270. qeth_init_qdio_info(card);
  1271. INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
  1272. return 0;
  1273. }
  1274. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1275. {
  1276. struct qeth_card *card = container_of(slr, struct qeth_card,
  1277. qeth_service_level);
  1278. if (card->info.mcl_level[0])
  1279. seq_printf(m, "qeth: %s firmware level %s\n",
  1280. CARD_BUS_ID(card), card->info.mcl_level);
  1281. }
  1282. static struct qeth_card *qeth_alloc_card(void)
  1283. {
  1284. struct qeth_card *card;
  1285. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1286. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1287. if (!card)
  1288. goto out;
  1289. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1290. card->ip_tbd_list = kzalloc(sizeof(struct list_head), GFP_KERNEL);
  1291. if (!card->ip_tbd_list) {
  1292. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1293. goto out_card;
  1294. }
  1295. if (qeth_setup_channel(&card->read))
  1296. goto out_ip;
  1297. if (qeth_setup_channel(&card->write))
  1298. goto out_channel;
  1299. card->options.layer2 = -1;
  1300. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1301. register_service_level(&card->qeth_service_level);
  1302. return card;
  1303. out_channel:
  1304. qeth_clean_channel(&card->read);
  1305. out_ip:
  1306. kfree(card->ip_tbd_list);
  1307. out_card:
  1308. kfree(card);
  1309. out:
  1310. return NULL;
  1311. }
  1312. static int qeth_determine_card_type(struct qeth_card *card)
  1313. {
  1314. int i = 0;
  1315. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1316. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1317. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1318. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1319. if ((CARD_RDEV(card)->id.dev_type ==
  1320. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1321. (CARD_RDEV(card)->id.dev_model ==
  1322. known_devices[i][QETH_DEV_MODEL_IND])) {
  1323. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1324. card->qdio.no_out_queues =
  1325. known_devices[i][QETH_QUEUE_NO_IND];
  1326. card->qdio.no_in_queues = 1;
  1327. card->info.is_multicast_different =
  1328. known_devices[i][QETH_MULTICAST_IND];
  1329. qeth_get_channel_path_desc(card);
  1330. return 0;
  1331. }
  1332. i++;
  1333. }
  1334. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1335. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1336. "unknown type\n");
  1337. return -ENOENT;
  1338. }
  1339. static int qeth_clear_channel(struct qeth_channel *channel)
  1340. {
  1341. unsigned long flags;
  1342. struct qeth_card *card;
  1343. int rc;
  1344. card = CARD_FROM_CDEV(channel->ccwdev);
  1345. QETH_CARD_TEXT(card, 3, "clearch");
  1346. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1347. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1348. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1349. if (rc)
  1350. return rc;
  1351. rc = wait_event_interruptible_timeout(card->wait_q,
  1352. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1353. if (rc == -ERESTARTSYS)
  1354. return rc;
  1355. if (channel->state != CH_STATE_STOPPED)
  1356. return -ETIME;
  1357. channel->state = CH_STATE_DOWN;
  1358. return 0;
  1359. }
  1360. static int qeth_halt_channel(struct qeth_channel *channel)
  1361. {
  1362. unsigned long flags;
  1363. struct qeth_card *card;
  1364. int rc;
  1365. card = CARD_FROM_CDEV(channel->ccwdev);
  1366. QETH_CARD_TEXT(card, 3, "haltch");
  1367. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1368. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1369. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1370. if (rc)
  1371. return rc;
  1372. rc = wait_event_interruptible_timeout(card->wait_q,
  1373. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1374. if (rc == -ERESTARTSYS)
  1375. return rc;
  1376. if (channel->state != CH_STATE_HALTED)
  1377. return -ETIME;
  1378. return 0;
  1379. }
  1380. static int qeth_halt_channels(struct qeth_card *card)
  1381. {
  1382. int rc1 = 0, rc2 = 0, rc3 = 0;
  1383. QETH_CARD_TEXT(card, 3, "haltchs");
  1384. rc1 = qeth_halt_channel(&card->read);
  1385. rc2 = qeth_halt_channel(&card->write);
  1386. rc3 = qeth_halt_channel(&card->data);
  1387. if (rc1)
  1388. return rc1;
  1389. if (rc2)
  1390. return rc2;
  1391. return rc3;
  1392. }
  1393. static int qeth_clear_channels(struct qeth_card *card)
  1394. {
  1395. int rc1 = 0, rc2 = 0, rc3 = 0;
  1396. QETH_CARD_TEXT(card, 3, "clearchs");
  1397. rc1 = qeth_clear_channel(&card->read);
  1398. rc2 = qeth_clear_channel(&card->write);
  1399. rc3 = qeth_clear_channel(&card->data);
  1400. if (rc1)
  1401. return rc1;
  1402. if (rc2)
  1403. return rc2;
  1404. return rc3;
  1405. }
  1406. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1407. {
  1408. int rc = 0;
  1409. QETH_CARD_TEXT(card, 3, "clhacrd");
  1410. if (halt)
  1411. rc = qeth_halt_channels(card);
  1412. if (rc)
  1413. return rc;
  1414. return qeth_clear_channels(card);
  1415. }
  1416. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1417. {
  1418. int rc = 0;
  1419. QETH_CARD_TEXT(card, 3, "qdioclr");
  1420. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1421. QETH_QDIO_CLEANING)) {
  1422. case QETH_QDIO_ESTABLISHED:
  1423. if (card->info.type == QETH_CARD_TYPE_IQD)
  1424. rc = qdio_shutdown(CARD_DDEV(card),
  1425. QDIO_FLAG_CLEANUP_USING_HALT);
  1426. else
  1427. rc = qdio_shutdown(CARD_DDEV(card),
  1428. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1429. if (rc)
  1430. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1431. qdio_free(CARD_DDEV(card));
  1432. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1433. break;
  1434. case QETH_QDIO_CLEANING:
  1435. return rc;
  1436. default:
  1437. break;
  1438. }
  1439. rc = qeth_clear_halt_card(card, use_halt);
  1440. if (rc)
  1441. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1442. card->state = CARD_STATE_DOWN;
  1443. return rc;
  1444. }
  1445. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1446. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1447. int *length)
  1448. {
  1449. struct ciw *ciw;
  1450. char *rcd_buf;
  1451. int ret;
  1452. struct qeth_channel *channel = &card->data;
  1453. unsigned long flags;
  1454. /*
  1455. * scan for RCD command in extended SenseID data
  1456. */
  1457. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1458. if (!ciw || ciw->cmd == 0)
  1459. return -EOPNOTSUPP;
  1460. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1461. if (!rcd_buf)
  1462. return -ENOMEM;
  1463. channel->ccw.cmd_code = ciw->cmd;
  1464. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1465. channel->ccw.count = ciw->count;
  1466. channel->ccw.flags = CCW_FLAG_SLI;
  1467. channel->state = CH_STATE_RCD;
  1468. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1469. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1470. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1471. QETH_RCD_TIMEOUT);
  1472. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1473. if (!ret)
  1474. wait_event(card->wait_q,
  1475. (channel->state == CH_STATE_RCD_DONE ||
  1476. channel->state == CH_STATE_DOWN));
  1477. if (channel->state == CH_STATE_DOWN)
  1478. ret = -EIO;
  1479. else
  1480. channel->state = CH_STATE_DOWN;
  1481. if (ret) {
  1482. kfree(rcd_buf);
  1483. *buffer = NULL;
  1484. *length = 0;
  1485. } else {
  1486. *length = ciw->count;
  1487. *buffer = rcd_buf;
  1488. }
  1489. return ret;
  1490. }
  1491. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1492. {
  1493. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1494. card->info.chpid = prcd[30];
  1495. card->info.unit_addr2 = prcd[31];
  1496. card->info.cula = prcd[63];
  1497. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1498. (prcd[0x11] == _ascebc['M']));
  1499. }
  1500. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1501. {
  1502. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1503. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 &&
  1504. (prcd[76] == 0xF5 || prcd[76] == 0xF6)) {
  1505. card->info.blkt.time_total = 250;
  1506. card->info.blkt.inter_packet = 5;
  1507. card->info.blkt.inter_packet_jumbo = 15;
  1508. } else {
  1509. card->info.blkt.time_total = 0;
  1510. card->info.blkt.inter_packet = 0;
  1511. card->info.blkt.inter_packet_jumbo = 0;
  1512. }
  1513. }
  1514. static void qeth_init_tokens(struct qeth_card *card)
  1515. {
  1516. card->token.issuer_rm_w = 0x00010103UL;
  1517. card->token.cm_filter_w = 0x00010108UL;
  1518. card->token.cm_connection_w = 0x0001010aUL;
  1519. card->token.ulp_filter_w = 0x0001010bUL;
  1520. card->token.ulp_connection_w = 0x0001010dUL;
  1521. }
  1522. static void qeth_init_func_level(struct qeth_card *card)
  1523. {
  1524. switch (card->info.type) {
  1525. case QETH_CARD_TYPE_IQD:
  1526. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1527. break;
  1528. case QETH_CARD_TYPE_OSD:
  1529. case QETH_CARD_TYPE_OSN:
  1530. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1531. break;
  1532. default:
  1533. break;
  1534. }
  1535. }
  1536. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1537. void (*idx_reply_cb)(struct qeth_channel *,
  1538. struct qeth_cmd_buffer *))
  1539. {
  1540. struct qeth_cmd_buffer *iob;
  1541. unsigned long flags;
  1542. int rc;
  1543. struct qeth_card *card;
  1544. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1545. card = CARD_FROM_CDEV(channel->ccwdev);
  1546. iob = qeth_get_buffer(channel);
  1547. iob->callback = idx_reply_cb;
  1548. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1549. channel->ccw.count = QETH_BUFSIZE;
  1550. channel->ccw.cda = (__u32) __pa(iob->data);
  1551. wait_event(card->wait_q,
  1552. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1553. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1554. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1555. rc = ccw_device_start(channel->ccwdev,
  1556. &channel->ccw, (addr_t) iob, 0, 0);
  1557. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1558. if (rc) {
  1559. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1560. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1561. atomic_set(&channel->irq_pending, 0);
  1562. wake_up(&card->wait_q);
  1563. return rc;
  1564. }
  1565. rc = wait_event_interruptible_timeout(card->wait_q,
  1566. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1567. if (rc == -ERESTARTSYS)
  1568. return rc;
  1569. if (channel->state != CH_STATE_UP) {
  1570. rc = -ETIME;
  1571. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1572. qeth_clear_cmd_buffers(channel);
  1573. } else
  1574. rc = 0;
  1575. return rc;
  1576. }
  1577. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1578. void (*idx_reply_cb)(struct qeth_channel *,
  1579. struct qeth_cmd_buffer *))
  1580. {
  1581. struct qeth_card *card;
  1582. struct qeth_cmd_buffer *iob;
  1583. unsigned long flags;
  1584. __u16 temp;
  1585. __u8 tmp;
  1586. int rc;
  1587. struct ccw_dev_id temp_devid;
  1588. card = CARD_FROM_CDEV(channel->ccwdev);
  1589. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1590. iob = qeth_get_buffer(channel);
  1591. iob->callback = idx_reply_cb;
  1592. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1593. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1594. channel->ccw.cda = (__u32) __pa(iob->data);
  1595. if (channel == &card->write) {
  1596. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1597. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1598. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1599. card->seqno.trans_hdr++;
  1600. } else {
  1601. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1602. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1603. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1604. }
  1605. tmp = ((__u8)card->info.portno) | 0x80;
  1606. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1607. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1608. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1609. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1610. &card->info.func_level, sizeof(__u16));
  1611. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1612. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1613. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1614. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1615. wait_event(card->wait_q,
  1616. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1617. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1618. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1619. rc = ccw_device_start(channel->ccwdev,
  1620. &channel->ccw, (addr_t) iob, 0, 0);
  1621. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1622. if (rc) {
  1623. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1624. rc);
  1625. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1626. atomic_set(&channel->irq_pending, 0);
  1627. wake_up(&card->wait_q);
  1628. return rc;
  1629. }
  1630. rc = wait_event_interruptible_timeout(card->wait_q,
  1631. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1632. if (rc == -ERESTARTSYS)
  1633. return rc;
  1634. if (channel->state != CH_STATE_ACTIVATING) {
  1635. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1636. " failed to recover an error on the device\n");
  1637. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1638. dev_name(&channel->ccwdev->dev));
  1639. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1640. qeth_clear_cmd_buffers(channel);
  1641. return -ETIME;
  1642. }
  1643. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1644. }
  1645. static int qeth_peer_func_level(int level)
  1646. {
  1647. if ((level & 0xff) == 8)
  1648. return (level & 0xff) + 0x400;
  1649. if (((level >> 8) & 3) == 1)
  1650. return (level & 0xff) + 0x200;
  1651. return level;
  1652. }
  1653. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1654. struct qeth_cmd_buffer *iob)
  1655. {
  1656. struct qeth_card *card;
  1657. __u16 temp;
  1658. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1659. if (channel->state == CH_STATE_DOWN) {
  1660. channel->state = CH_STATE_ACTIVATING;
  1661. goto out;
  1662. }
  1663. card = CARD_FROM_CDEV(channel->ccwdev);
  1664. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1665. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1666. dev_err(&card->write.ccwdev->dev,
  1667. "The adapter is used exclusively by another "
  1668. "host\n");
  1669. else
  1670. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1671. " negative reply\n",
  1672. dev_name(&card->write.ccwdev->dev));
  1673. goto out;
  1674. }
  1675. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1676. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1677. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1678. "function level mismatch (sent: 0x%x, received: "
  1679. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1680. card->info.func_level, temp);
  1681. goto out;
  1682. }
  1683. channel->state = CH_STATE_UP;
  1684. out:
  1685. qeth_release_buffer(channel, iob);
  1686. }
  1687. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1688. struct qeth_cmd_buffer *iob)
  1689. {
  1690. struct qeth_card *card;
  1691. __u16 temp;
  1692. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1693. if (channel->state == CH_STATE_DOWN) {
  1694. channel->state = CH_STATE_ACTIVATING;
  1695. goto out;
  1696. }
  1697. card = CARD_FROM_CDEV(channel->ccwdev);
  1698. if (qeth_check_idx_response(card, iob->data))
  1699. goto out;
  1700. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1701. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1702. case QETH_IDX_ACT_ERR_EXCL:
  1703. dev_err(&card->write.ccwdev->dev,
  1704. "The adapter is used exclusively by another "
  1705. "host\n");
  1706. break;
  1707. case QETH_IDX_ACT_ERR_AUTH:
  1708. case QETH_IDX_ACT_ERR_AUTH_USER:
  1709. dev_err(&card->read.ccwdev->dev,
  1710. "Setting the device online failed because of "
  1711. "insufficient authorization\n");
  1712. break;
  1713. default:
  1714. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1715. " negative reply\n",
  1716. dev_name(&card->read.ccwdev->dev));
  1717. }
  1718. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1719. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1720. goto out;
  1721. }
  1722. /**
  1723. * * temporary fix for microcode bug
  1724. * * to revert it,replace OR by AND
  1725. * */
  1726. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1727. (card->info.type == QETH_CARD_TYPE_OSD))
  1728. card->info.portname_required = 1;
  1729. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1730. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1731. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1732. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1733. dev_name(&card->read.ccwdev->dev),
  1734. card->info.func_level, temp);
  1735. goto out;
  1736. }
  1737. memcpy(&card->token.issuer_rm_r,
  1738. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1739. QETH_MPC_TOKEN_LENGTH);
  1740. memcpy(&card->info.mcl_level[0],
  1741. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1742. channel->state = CH_STATE_UP;
  1743. out:
  1744. qeth_release_buffer(channel, iob);
  1745. }
  1746. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1747. struct qeth_cmd_buffer *iob)
  1748. {
  1749. qeth_setup_ccw(&card->write, iob->data, len);
  1750. iob->callback = qeth_release_buffer;
  1751. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1752. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1753. card->seqno.trans_hdr++;
  1754. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1755. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1756. card->seqno.pdu_hdr++;
  1757. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1758. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1759. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1760. }
  1761. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1762. int qeth_send_control_data(struct qeth_card *card, int len,
  1763. struct qeth_cmd_buffer *iob,
  1764. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1765. unsigned long),
  1766. void *reply_param)
  1767. {
  1768. int rc;
  1769. unsigned long flags;
  1770. struct qeth_reply *reply = NULL;
  1771. unsigned long timeout, event_timeout;
  1772. struct qeth_ipa_cmd *cmd;
  1773. QETH_CARD_TEXT(card, 2, "sendctl");
  1774. if (card->read_or_write_problem) {
  1775. qeth_release_buffer(iob->channel, iob);
  1776. return -EIO;
  1777. }
  1778. reply = qeth_alloc_reply(card);
  1779. if (!reply) {
  1780. return -ENOMEM;
  1781. }
  1782. reply->callback = reply_cb;
  1783. reply->param = reply_param;
  1784. if (card->state == CARD_STATE_DOWN)
  1785. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1786. else
  1787. reply->seqno = card->seqno.ipa++;
  1788. init_waitqueue_head(&reply->wait_q);
  1789. spin_lock_irqsave(&card->lock, flags);
  1790. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1791. spin_unlock_irqrestore(&card->lock, flags);
  1792. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1793. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1794. qeth_prepare_control_data(card, len, iob);
  1795. if (IS_IPA(iob->data))
  1796. event_timeout = QETH_IPA_TIMEOUT;
  1797. else
  1798. event_timeout = QETH_TIMEOUT;
  1799. timeout = jiffies + event_timeout;
  1800. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1801. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1802. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1803. (addr_t) iob, 0, 0);
  1804. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1805. if (rc) {
  1806. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1807. "ccw_device_start rc = %i\n",
  1808. dev_name(&card->write.ccwdev->dev), rc);
  1809. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1810. spin_lock_irqsave(&card->lock, flags);
  1811. list_del_init(&reply->list);
  1812. qeth_put_reply(reply);
  1813. spin_unlock_irqrestore(&card->lock, flags);
  1814. qeth_release_buffer(iob->channel, iob);
  1815. atomic_set(&card->write.irq_pending, 0);
  1816. wake_up(&card->wait_q);
  1817. return rc;
  1818. }
  1819. /* we have only one long running ipassist, since we can ensure
  1820. process context of this command we can sleep */
  1821. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1822. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1823. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1824. if (!wait_event_timeout(reply->wait_q,
  1825. atomic_read(&reply->received), event_timeout))
  1826. goto time_err;
  1827. } else {
  1828. while (!atomic_read(&reply->received)) {
  1829. if (time_after(jiffies, timeout))
  1830. goto time_err;
  1831. cpu_relax();
  1832. };
  1833. }
  1834. if (reply->rc == -EIO)
  1835. goto error;
  1836. rc = reply->rc;
  1837. qeth_put_reply(reply);
  1838. return rc;
  1839. time_err:
  1840. reply->rc = -ETIME;
  1841. spin_lock_irqsave(&reply->card->lock, flags);
  1842. list_del_init(&reply->list);
  1843. spin_unlock_irqrestore(&reply->card->lock, flags);
  1844. atomic_inc(&reply->received);
  1845. error:
  1846. atomic_set(&card->write.irq_pending, 0);
  1847. qeth_release_buffer(iob->channel, iob);
  1848. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1849. rc = reply->rc;
  1850. qeth_put_reply(reply);
  1851. return rc;
  1852. }
  1853. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1854. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1855. unsigned long data)
  1856. {
  1857. struct qeth_cmd_buffer *iob;
  1858. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1859. iob = (struct qeth_cmd_buffer *) data;
  1860. memcpy(&card->token.cm_filter_r,
  1861. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1862. QETH_MPC_TOKEN_LENGTH);
  1863. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1864. return 0;
  1865. }
  1866. static int qeth_cm_enable(struct qeth_card *card)
  1867. {
  1868. int rc;
  1869. struct qeth_cmd_buffer *iob;
  1870. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1871. iob = qeth_wait_for_buffer(&card->write);
  1872. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1873. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1874. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1875. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1876. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1877. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1878. qeth_cm_enable_cb, NULL);
  1879. return rc;
  1880. }
  1881. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1882. unsigned long data)
  1883. {
  1884. struct qeth_cmd_buffer *iob;
  1885. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1886. iob = (struct qeth_cmd_buffer *) data;
  1887. memcpy(&card->token.cm_connection_r,
  1888. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1889. QETH_MPC_TOKEN_LENGTH);
  1890. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1891. return 0;
  1892. }
  1893. static int qeth_cm_setup(struct qeth_card *card)
  1894. {
  1895. int rc;
  1896. struct qeth_cmd_buffer *iob;
  1897. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1898. iob = qeth_wait_for_buffer(&card->write);
  1899. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1900. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1901. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1902. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1903. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1904. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1905. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1906. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1907. qeth_cm_setup_cb, NULL);
  1908. return rc;
  1909. }
  1910. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1911. {
  1912. switch (card->info.type) {
  1913. case QETH_CARD_TYPE_UNKNOWN:
  1914. return 1500;
  1915. case QETH_CARD_TYPE_IQD:
  1916. return card->info.max_mtu;
  1917. case QETH_CARD_TYPE_OSD:
  1918. switch (card->info.link_type) {
  1919. case QETH_LINK_TYPE_HSTR:
  1920. case QETH_LINK_TYPE_LANE_TR:
  1921. return 2000;
  1922. default:
  1923. return 1492;
  1924. }
  1925. case QETH_CARD_TYPE_OSM:
  1926. case QETH_CARD_TYPE_OSX:
  1927. return 1492;
  1928. default:
  1929. return 1500;
  1930. }
  1931. }
  1932. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1933. {
  1934. switch (framesize) {
  1935. case 0x4000:
  1936. return 8192;
  1937. case 0x6000:
  1938. return 16384;
  1939. case 0xa000:
  1940. return 32768;
  1941. case 0xffff:
  1942. return 57344;
  1943. default:
  1944. return 0;
  1945. }
  1946. }
  1947. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1948. {
  1949. switch (card->info.type) {
  1950. case QETH_CARD_TYPE_OSD:
  1951. case QETH_CARD_TYPE_OSM:
  1952. case QETH_CARD_TYPE_OSX:
  1953. case QETH_CARD_TYPE_IQD:
  1954. return ((mtu >= 576) &&
  1955. (mtu <= card->info.max_mtu));
  1956. case QETH_CARD_TYPE_OSN:
  1957. case QETH_CARD_TYPE_UNKNOWN:
  1958. default:
  1959. return 1;
  1960. }
  1961. }
  1962. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1963. unsigned long data)
  1964. {
  1965. __u16 mtu, framesize;
  1966. __u16 len;
  1967. __u8 link_type;
  1968. struct qeth_cmd_buffer *iob;
  1969. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1970. iob = (struct qeth_cmd_buffer *) data;
  1971. memcpy(&card->token.ulp_filter_r,
  1972. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1973. QETH_MPC_TOKEN_LENGTH);
  1974. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1975. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1976. mtu = qeth_get_mtu_outof_framesize(framesize);
  1977. if (!mtu) {
  1978. iob->rc = -EINVAL;
  1979. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1980. return 0;
  1981. }
  1982. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1983. /* frame size has changed */
  1984. if (card->dev &&
  1985. ((card->dev->mtu == card->info.initial_mtu) ||
  1986. (card->dev->mtu > mtu)))
  1987. card->dev->mtu = mtu;
  1988. qeth_free_qdio_buffers(card);
  1989. }
  1990. card->info.initial_mtu = mtu;
  1991. card->info.max_mtu = mtu;
  1992. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1993. } else {
  1994. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1995. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1996. iob->data);
  1997. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1998. }
  1999. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  2000. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  2001. memcpy(&link_type,
  2002. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  2003. card->info.link_type = link_type;
  2004. } else
  2005. card->info.link_type = 0;
  2006. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  2007. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2008. return 0;
  2009. }
  2010. static int qeth_ulp_enable(struct qeth_card *card)
  2011. {
  2012. int rc;
  2013. char prot_type;
  2014. struct qeth_cmd_buffer *iob;
  2015. /*FIXME: trace view callbacks*/
  2016. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  2017. iob = qeth_wait_for_buffer(&card->write);
  2018. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  2019. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  2020. (__u8) card->info.portno;
  2021. if (card->options.layer2)
  2022. if (card->info.type == QETH_CARD_TYPE_OSN)
  2023. prot_type = QETH_PROT_OSN2;
  2024. else
  2025. prot_type = QETH_PROT_LAYER2;
  2026. else
  2027. prot_type = QETH_PROT_TCPIP;
  2028. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  2029. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  2030. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2031. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  2032. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  2033. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  2034. card->info.portname, 9);
  2035. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  2036. qeth_ulp_enable_cb, NULL);
  2037. return rc;
  2038. }
  2039. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  2040. unsigned long data)
  2041. {
  2042. struct qeth_cmd_buffer *iob;
  2043. int rc = 0;
  2044. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  2045. iob = (struct qeth_cmd_buffer *) data;
  2046. memcpy(&card->token.ulp_connection_r,
  2047. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2048. QETH_MPC_TOKEN_LENGTH);
  2049. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2050. 3)) {
  2051. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  2052. dev_err(&card->gdev->dev, "A connection could not be "
  2053. "established because of an OLM limit\n");
  2054. iob->rc = -EMLINK;
  2055. }
  2056. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2057. return rc;
  2058. }
  2059. static int qeth_ulp_setup(struct qeth_card *card)
  2060. {
  2061. int rc;
  2062. __u16 temp;
  2063. struct qeth_cmd_buffer *iob;
  2064. struct ccw_dev_id dev_id;
  2065. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  2066. iob = qeth_wait_for_buffer(&card->write);
  2067. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  2068. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  2069. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2070. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  2071. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  2072. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  2073. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  2074. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  2075. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  2076. temp = (card->info.cula << 8) + card->info.unit_addr2;
  2077. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  2078. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  2079. qeth_ulp_setup_cb, NULL);
  2080. return rc;
  2081. }
  2082. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
  2083. {
  2084. int rc;
  2085. struct qeth_qdio_out_buffer *newbuf;
  2086. rc = 0;
  2087. newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
  2088. if (!newbuf) {
  2089. rc = -ENOMEM;
  2090. goto out;
  2091. }
  2092. newbuf->buffer = &q->qdio_bufs[bidx];
  2093. skb_queue_head_init(&newbuf->skb_list);
  2094. lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
  2095. newbuf->q = q;
  2096. newbuf->aob = NULL;
  2097. newbuf->next_pending = q->bufs[bidx];
  2098. atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
  2099. q->bufs[bidx] = newbuf;
  2100. if (q->bufstates) {
  2101. q->bufstates[bidx].user = newbuf;
  2102. QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
  2103. QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
  2104. QETH_CARD_TEXT_(q->card, 2, "%lx",
  2105. (long) newbuf->next_pending);
  2106. }
  2107. out:
  2108. return rc;
  2109. }
  2110. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  2111. {
  2112. int i, j;
  2113. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  2114. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2115. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2116. return 0;
  2117. card->qdio.in_q = kzalloc(sizeof(struct qeth_qdio_q),
  2118. GFP_KERNEL);
  2119. if (!card->qdio.in_q)
  2120. goto out_nomem;
  2121. QETH_DBF_TEXT(SETUP, 2, "inq");
  2122. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  2123. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2124. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2125. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  2126. card->qdio.in_q->bufs[i].buffer =
  2127. &card->qdio.in_q->qdio_bufs[i];
  2128. card->qdio.in_q->bufs[i].rx_skb = NULL;
  2129. }
  2130. /* inbound buffer pool */
  2131. if (qeth_alloc_buffer_pool(card))
  2132. goto out_freeinq;
  2133. /* outbound */
  2134. card->qdio.out_qs =
  2135. kzalloc(card->qdio.no_out_queues *
  2136. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2137. if (!card->qdio.out_qs)
  2138. goto out_freepool;
  2139. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2140. card->qdio.out_qs[i] = kzalloc(sizeof(struct qeth_qdio_out_q),
  2141. GFP_KERNEL);
  2142. if (!card->qdio.out_qs[i])
  2143. goto out_freeoutq;
  2144. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  2145. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  2146. card->qdio.out_qs[i]->queue_no = i;
  2147. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2148. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2149. BUG_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
  2150. if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
  2151. goto out_freeoutqbufs;
  2152. }
  2153. }
  2154. /* completion */
  2155. if (qeth_alloc_cq(card))
  2156. goto out_freeoutq;
  2157. return 0;
  2158. out_freeoutqbufs:
  2159. while (j > 0) {
  2160. --j;
  2161. kmem_cache_free(qeth_qdio_outbuf_cache,
  2162. card->qdio.out_qs[i]->bufs[j]);
  2163. card->qdio.out_qs[i]->bufs[j] = NULL;
  2164. }
  2165. out_freeoutq:
  2166. while (i > 0) {
  2167. kfree(card->qdio.out_qs[--i]);
  2168. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2169. }
  2170. kfree(card->qdio.out_qs);
  2171. card->qdio.out_qs = NULL;
  2172. out_freepool:
  2173. qeth_free_buffer_pool(card);
  2174. out_freeinq:
  2175. kfree(card->qdio.in_q);
  2176. card->qdio.in_q = NULL;
  2177. out_nomem:
  2178. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  2179. return -ENOMEM;
  2180. }
  2181. static void qeth_create_qib_param_field(struct qeth_card *card,
  2182. char *param_field)
  2183. {
  2184. param_field[0] = _ascebc['P'];
  2185. param_field[1] = _ascebc['C'];
  2186. param_field[2] = _ascebc['I'];
  2187. param_field[3] = _ascebc['T'];
  2188. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2189. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2190. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2191. }
  2192. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  2193. char *param_field)
  2194. {
  2195. param_field[16] = _ascebc['B'];
  2196. param_field[17] = _ascebc['L'];
  2197. param_field[18] = _ascebc['K'];
  2198. param_field[19] = _ascebc['T'];
  2199. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2200. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2201. *((unsigned int *) (&param_field[28])) =
  2202. card->info.blkt.inter_packet_jumbo;
  2203. }
  2204. static int qeth_qdio_activate(struct qeth_card *card)
  2205. {
  2206. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  2207. return qdio_activate(CARD_DDEV(card));
  2208. }
  2209. static int qeth_dm_act(struct qeth_card *card)
  2210. {
  2211. int rc;
  2212. struct qeth_cmd_buffer *iob;
  2213. QETH_DBF_TEXT(SETUP, 2, "dmact");
  2214. iob = qeth_wait_for_buffer(&card->write);
  2215. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  2216. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  2217. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2218. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  2219. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2220. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  2221. return rc;
  2222. }
  2223. static int qeth_mpc_initialize(struct qeth_card *card)
  2224. {
  2225. int rc;
  2226. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  2227. rc = qeth_issue_next_read(card);
  2228. if (rc) {
  2229. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2230. return rc;
  2231. }
  2232. rc = qeth_cm_enable(card);
  2233. if (rc) {
  2234. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2235. goto out_qdio;
  2236. }
  2237. rc = qeth_cm_setup(card);
  2238. if (rc) {
  2239. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  2240. goto out_qdio;
  2241. }
  2242. rc = qeth_ulp_enable(card);
  2243. if (rc) {
  2244. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  2245. goto out_qdio;
  2246. }
  2247. rc = qeth_ulp_setup(card);
  2248. if (rc) {
  2249. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2250. goto out_qdio;
  2251. }
  2252. rc = qeth_alloc_qdio_buffers(card);
  2253. if (rc) {
  2254. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2255. goto out_qdio;
  2256. }
  2257. rc = qeth_qdio_establish(card);
  2258. if (rc) {
  2259. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  2260. qeth_free_qdio_buffers(card);
  2261. goto out_qdio;
  2262. }
  2263. rc = qeth_qdio_activate(card);
  2264. if (rc) {
  2265. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  2266. goto out_qdio;
  2267. }
  2268. rc = qeth_dm_act(card);
  2269. if (rc) {
  2270. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  2271. goto out_qdio;
  2272. }
  2273. return 0;
  2274. out_qdio:
  2275. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  2276. return rc;
  2277. }
  2278. static void qeth_print_status_with_portname(struct qeth_card *card)
  2279. {
  2280. char dbf_text[15];
  2281. int i;
  2282. sprintf(dbf_text, "%s", card->info.portname + 1);
  2283. for (i = 0; i < 8; i++)
  2284. dbf_text[i] =
  2285. (char) _ebcasc[(__u8) dbf_text[i]];
  2286. dbf_text[8] = 0;
  2287. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  2288. "with link type %s (portname: %s)\n",
  2289. qeth_get_cardname(card),
  2290. (card->info.mcl_level[0]) ? " (level: " : "",
  2291. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2292. (card->info.mcl_level[0]) ? ")" : "",
  2293. qeth_get_cardname_short(card),
  2294. dbf_text);
  2295. }
  2296. static void qeth_print_status_no_portname(struct qeth_card *card)
  2297. {
  2298. if (card->info.portname[0])
  2299. dev_info(&card->gdev->dev, "Device is a%s "
  2300. "card%s%s%s\nwith link type %s "
  2301. "(no portname needed by interface).\n",
  2302. qeth_get_cardname(card),
  2303. (card->info.mcl_level[0]) ? " (level: " : "",
  2304. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2305. (card->info.mcl_level[0]) ? ")" : "",
  2306. qeth_get_cardname_short(card));
  2307. else
  2308. dev_info(&card->gdev->dev, "Device is a%s "
  2309. "card%s%s%s\nwith link type %s.\n",
  2310. qeth_get_cardname(card),
  2311. (card->info.mcl_level[0]) ? " (level: " : "",
  2312. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2313. (card->info.mcl_level[0]) ? ")" : "",
  2314. qeth_get_cardname_short(card));
  2315. }
  2316. void qeth_print_status_message(struct qeth_card *card)
  2317. {
  2318. switch (card->info.type) {
  2319. case QETH_CARD_TYPE_OSD:
  2320. case QETH_CARD_TYPE_OSM:
  2321. case QETH_CARD_TYPE_OSX:
  2322. /* VM will use a non-zero first character
  2323. * to indicate a HiperSockets like reporting
  2324. * of the level OSA sets the first character to zero
  2325. * */
  2326. if (!card->info.mcl_level[0]) {
  2327. sprintf(card->info.mcl_level, "%02x%02x",
  2328. card->info.mcl_level[2],
  2329. card->info.mcl_level[3]);
  2330. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2331. break;
  2332. }
  2333. /* fallthrough */
  2334. case QETH_CARD_TYPE_IQD:
  2335. if ((card->info.guestlan) ||
  2336. (card->info.mcl_level[0] & 0x80)) {
  2337. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2338. card->info.mcl_level[0]];
  2339. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2340. card->info.mcl_level[1]];
  2341. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2342. card->info.mcl_level[2]];
  2343. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2344. card->info.mcl_level[3]];
  2345. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2346. }
  2347. break;
  2348. default:
  2349. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2350. }
  2351. if (card->info.portname_required)
  2352. qeth_print_status_with_portname(card);
  2353. else
  2354. qeth_print_status_no_portname(card);
  2355. }
  2356. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2357. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2358. {
  2359. struct qeth_buffer_pool_entry *entry;
  2360. QETH_CARD_TEXT(card, 5, "inwrklst");
  2361. list_for_each_entry(entry,
  2362. &card->qdio.init_pool.entry_list, init_list) {
  2363. qeth_put_buffer_pool_entry(card, entry);
  2364. }
  2365. }
  2366. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2367. struct qeth_card *card)
  2368. {
  2369. struct list_head *plh;
  2370. struct qeth_buffer_pool_entry *entry;
  2371. int i, free;
  2372. struct page *page;
  2373. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2374. return NULL;
  2375. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2376. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2377. free = 1;
  2378. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2379. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2380. free = 0;
  2381. break;
  2382. }
  2383. }
  2384. if (free) {
  2385. list_del_init(&entry->list);
  2386. return entry;
  2387. }
  2388. }
  2389. /* no free buffer in pool so take first one and swap pages */
  2390. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2391. struct qeth_buffer_pool_entry, list);
  2392. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2393. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2394. page = alloc_page(GFP_ATOMIC);
  2395. if (!page) {
  2396. return NULL;
  2397. } else {
  2398. free_page((unsigned long)entry->elements[i]);
  2399. entry->elements[i] = page_address(page);
  2400. if (card->options.performance_stats)
  2401. card->perf_stats.sg_alloc_page_rx++;
  2402. }
  2403. }
  2404. }
  2405. list_del_init(&entry->list);
  2406. return entry;
  2407. }
  2408. static int qeth_init_input_buffer(struct qeth_card *card,
  2409. struct qeth_qdio_buffer *buf)
  2410. {
  2411. struct qeth_buffer_pool_entry *pool_entry;
  2412. int i;
  2413. if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
  2414. buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  2415. if (!buf->rx_skb)
  2416. return 1;
  2417. }
  2418. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2419. if (!pool_entry)
  2420. return 1;
  2421. /*
  2422. * since the buffer is accessed only from the input_tasklet
  2423. * there shouldn't be a need to synchronize; also, since we use
  2424. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2425. * buffers
  2426. */
  2427. buf->pool_entry = pool_entry;
  2428. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2429. buf->buffer->element[i].length = PAGE_SIZE;
  2430. buf->buffer->element[i].addr = pool_entry->elements[i];
  2431. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2432. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2433. else
  2434. buf->buffer->element[i].eflags = 0;
  2435. buf->buffer->element[i].sflags = 0;
  2436. }
  2437. return 0;
  2438. }
  2439. int qeth_init_qdio_queues(struct qeth_card *card)
  2440. {
  2441. int i, j;
  2442. int rc;
  2443. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2444. /* inbound queue */
  2445. memset(card->qdio.in_q->qdio_bufs, 0,
  2446. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2447. qeth_initialize_working_pool_list(card);
  2448. /*give only as many buffers to hardware as we have buffer pool entries*/
  2449. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2450. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2451. card->qdio.in_q->next_buf_to_init =
  2452. card->qdio.in_buf_pool.buf_count - 1;
  2453. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2454. card->qdio.in_buf_pool.buf_count - 1);
  2455. if (rc) {
  2456. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2457. return rc;
  2458. }
  2459. /* completion */
  2460. rc = qeth_cq_init(card);
  2461. if (rc) {
  2462. return rc;
  2463. }
  2464. /* outbound queue */
  2465. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2466. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2467. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2468. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2469. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2470. card->qdio.out_qs[i]->bufs[j],
  2471. QETH_QDIO_BUF_EMPTY);
  2472. }
  2473. card->qdio.out_qs[i]->card = card;
  2474. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2475. card->qdio.out_qs[i]->do_pack = 0;
  2476. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2477. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2478. atomic_set(&card->qdio.out_qs[i]->state,
  2479. QETH_OUT_Q_UNLOCKED);
  2480. }
  2481. return 0;
  2482. }
  2483. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2484. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2485. {
  2486. switch (link_type) {
  2487. case QETH_LINK_TYPE_HSTR:
  2488. return 2;
  2489. default:
  2490. return 1;
  2491. }
  2492. }
  2493. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2494. struct qeth_ipa_cmd *cmd, __u8 command,
  2495. enum qeth_prot_versions prot)
  2496. {
  2497. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2498. cmd->hdr.command = command;
  2499. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2500. cmd->hdr.seqno = card->seqno.ipa;
  2501. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2502. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2503. if (card->options.layer2)
  2504. cmd->hdr.prim_version_no = 2;
  2505. else
  2506. cmd->hdr.prim_version_no = 1;
  2507. cmd->hdr.param_count = 1;
  2508. cmd->hdr.prot_version = prot;
  2509. cmd->hdr.ipa_supported = 0;
  2510. cmd->hdr.ipa_enabled = 0;
  2511. }
  2512. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2513. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2514. {
  2515. struct qeth_cmd_buffer *iob;
  2516. struct qeth_ipa_cmd *cmd;
  2517. iob = qeth_wait_for_buffer(&card->write);
  2518. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2519. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2520. return iob;
  2521. }
  2522. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2523. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2524. char prot_type)
  2525. {
  2526. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2527. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2528. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2529. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2530. }
  2531. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2532. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2533. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2534. unsigned long),
  2535. void *reply_param)
  2536. {
  2537. int rc;
  2538. char prot_type;
  2539. QETH_CARD_TEXT(card, 4, "sendipa");
  2540. if (card->options.layer2)
  2541. if (card->info.type == QETH_CARD_TYPE_OSN)
  2542. prot_type = QETH_PROT_OSN2;
  2543. else
  2544. prot_type = QETH_PROT_LAYER2;
  2545. else
  2546. prot_type = QETH_PROT_TCPIP;
  2547. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2548. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2549. iob, reply_cb, reply_param);
  2550. if (rc == -ETIME) {
  2551. qeth_clear_ipacmd_list(card);
  2552. qeth_schedule_recovery(card);
  2553. }
  2554. return rc;
  2555. }
  2556. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2557. int qeth_send_startlan(struct qeth_card *card)
  2558. {
  2559. int rc;
  2560. struct qeth_cmd_buffer *iob;
  2561. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2562. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2563. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2564. return rc;
  2565. }
  2566. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2567. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2568. struct qeth_reply *reply, unsigned long data)
  2569. {
  2570. struct qeth_ipa_cmd *cmd;
  2571. QETH_CARD_TEXT(card, 4, "defadpcb");
  2572. cmd = (struct qeth_ipa_cmd *) data;
  2573. if (cmd->hdr.return_code == 0)
  2574. cmd->hdr.return_code =
  2575. cmd->data.setadapterparms.hdr.return_code;
  2576. return 0;
  2577. }
  2578. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2579. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2580. struct qeth_reply *reply, unsigned long data)
  2581. {
  2582. struct qeth_ipa_cmd *cmd;
  2583. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2584. cmd = (struct qeth_ipa_cmd *) data;
  2585. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2586. card->info.link_type =
  2587. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2588. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2589. }
  2590. card->options.adp.supported_funcs =
  2591. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2592. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2593. }
  2594. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2595. __u32 command, __u32 cmdlen)
  2596. {
  2597. struct qeth_cmd_buffer *iob;
  2598. struct qeth_ipa_cmd *cmd;
  2599. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2600. QETH_PROT_IPV4);
  2601. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2602. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2603. cmd->data.setadapterparms.hdr.command_code = command;
  2604. cmd->data.setadapterparms.hdr.used_total = 1;
  2605. cmd->data.setadapterparms.hdr.seq_no = 1;
  2606. return iob;
  2607. }
  2608. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2609. int qeth_query_setadapterparms(struct qeth_card *card)
  2610. {
  2611. int rc;
  2612. struct qeth_cmd_buffer *iob;
  2613. QETH_CARD_TEXT(card, 3, "queryadp");
  2614. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2615. sizeof(struct qeth_ipacmd_setadpparms));
  2616. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2617. return rc;
  2618. }
  2619. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2620. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2621. struct qeth_reply *reply, unsigned long data)
  2622. {
  2623. struct qeth_ipa_cmd *cmd;
  2624. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2625. cmd = (struct qeth_ipa_cmd *) data;
  2626. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2627. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2628. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2629. } else {
  2630. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2631. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2632. }
  2633. QETH_DBF_TEXT(SETUP, 2, "suppenbl");
  2634. QETH_DBF_TEXT_(SETUP, 2, "%08x", (__u32)cmd->hdr.ipa_supported);
  2635. QETH_DBF_TEXT_(SETUP, 2, "%08x", (__u32)cmd->hdr.ipa_enabled);
  2636. return 0;
  2637. }
  2638. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2639. {
  2640. int rc;
  2641. struct qeth_cmd_buffer *iob;
  2642. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2643. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2644. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2645. return rc;
  2646. }
  2647. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2648. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2649. struct qeth_reply *reply, unsigned long data)
  2650. {
  2651. struct qeth_ipa_cmd *cmd;
  2652. __u16 rc;
  2653. cmd = (struct qeth_ipa_cmd *)data;
  2654. rc = cmd->hdr.return_code;
  2655. if (rc)
  2656. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2657. else
  2658. card->info.diagass_support = cmd->data.diagass.ext;
  2659. return 0;
  2660. }
  2661. static int qeth_query_setdiagass(struct qeth_card *card)
  2662. {
  2663. struct qeth_cmd_buffer *iob;
  2664. struct qeth_ipa_cmd *cmd;
  2665. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2666. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2667. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2668. cmd->data.diagass.subcmd_len = 16;
  2669. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2670. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2671. }
  2672. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2673. {
  2674. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2675. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2676. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2677. struct ccw_dev_id ccwid;
  2678. int level, rc;
  2679. tid->chpid = card->info.chpid;
  2680. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2681. tid->ssid = ccwid.ssid;
  2682. tid->devno = ccwid.devno;
  2683. if (!info)
  2684. return;
  2685. rc = stsi(NULL, 0, 0, 0);
  2686. if (rc == -ENOSYS)
  2687. level = rc;
  2688. else
  2689. level = (((unsigned int) rc) >> 28);
  2690. if ((level >= 2) && (stsi(info222, 2, 2, 2) != -ENOSYS))
  2691. tid->lparnr = info222->lpar_number;
  2692. if ((level >= 3) && (stsi(info322, 3, 2, 2) != -ENOSYS)) {
  2693. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2694. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2695. }
  2696. free_page(info);
  2697. return;
  2698. }
  2699. static int qeth_hw_trap_cb(struct qeth_card *card,
  2700. struct qeth_reply *reply, unsigned long data)
  2701. {
  2702. struct qeth_ipa_cmd *cmd;
  2703. __u16 rc;
  2704. cmd = (struct qeth_ipa_cmd *)data;
  2705. rc = cmd->hdr.return_code;
  2706. if (rc)
  2707. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2708. return 0;
  2709. }
  2710. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2711. {
  2712. struct qeth_cmd_buffer *iob;
  2713. struct qeth_ipa_cmd *cmd;
  2714. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2715. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2716. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2717. cmd->data.diagass.subcmd_len = 80;
  2718. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2719. cmd->data.diagass.type = 1;
  2720. cmd->data.diagass.action = action;
  2721. switch (action) {
  2722. case QETH_DIAGS_TRAP_ARM:
  2723. cmd->data.diagass.options = 0x0003;
  2724. cmd->data.diagass.ext = 0x00010000 +
  2725. sizeof(struct qeth_trap_id);
  2726. qeth_get_trap_id(card,
  2727. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2728. break;
  2729. case QETH_DIAGS_TRAP_DISARM:
  2730. cmd->data.diagass.options = 0x0001;
  2731. break;
  2732. case QETH_DIAGS_TRAP_CAPTURE:
  2733. break;
  2734. }
  2735. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2736. }
  2737. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2738. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2739. unsigned int qdio_error, const char *dbftext)
  2740. {
  2741. if (qdio_error) {
  2742. QETH_CARD_TEXT(card, 2, dbftext);
  2743. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2744. buf->element[15].sflags);
  2745. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2746. buf->element[14].sflags);
  2747. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2748. if ((buf->element[15].sflags) == 0x12) {
  2749. card->stats.rx_dropped++;
  2750. return 0;
  2751. } else
  2752. return 1;
  2753. }
  2754. return 0;
  2755. }
  2756. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2757. void qeth_buffer_reclaim_work(struct work_struct *work)
  2758. {
  2759. struct qeth_card *card = container_of(work, struct qeth_card,
  2760. buffer_reclaim_work.work);
  2761. QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
  2762. qeth_queue_input_buffer(card, card->reclaim_index);
  2763. }
  2764. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2765. {
  2766. struct qeth_qdio_q *queue = card->qdio.in_q;
  2767. struct list_head *lh;
  2768. int count;
  2769. int i;
  2770. int rc;
  2771. int newcount = 0;
  2772. count = (index < queue->next_buf_to_init)?
  2773. card->qdio.in_buf_pool.buf_count -
  2774. (queue->next_buf_to_init - index) :
  2775. card->qdio.in_buf_pool.buf_count -
  2776. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2777. /* only requeue at a certain threshold to avoid SIGAs */
  2778. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2779. for (i = queue->next_buf_to_init;
  2780. i < queue->next_buf_to_init + count; ++i) {
  2781. if (qeth_init_input_buffer(card,
  2782. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2783. break;
  2784. } else {
  2785. newcount++;
  2786. }
  2787. }
  2788. if (newcount < count) {
  2789. /* we are in memory shortage so we switch back to
  2790. traditional skb allocation and drop packages */
  2791. atomic_set(&card->force_alloc_skb, 3);
  2792. count = newcount;
  2793. } else {
  2794. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2795. }
  2796. if (!count) {
  2797. i = 0;
  2798. list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
  2799. i++;
  2800. if (i == card->qdio.in_buf_pool.buf_count) {
  2801. QETH_CARD_TEXT(card, 2, "qsarbw");
  2802. card->reclaim_index = index;
  2803. schedule_delayed_work(
  2804. &card->buffer_reclaim_work,
  2805. QETH_RECLAIM_WORK_TIME);
  2806. }
  2807. return;
  2808. }
  2809. /*
  2810. * according to old code it should be avoided to requeue all
  2811. * 128 buffers in order to benefit from PCI avoidance.
  2812. * this function keeps at least one buffer (the buffer at
  2813. * 'index') un-requeued -> this buffer is the first buffer that
  2814. * will be requeued the next time
  2815. */
  2816. if (card->options.performance_stats) {
  2817. card->perf_stats.inbound_do_qdio_cnt++;
  2818. card->perf_stats.inbound_do_qdio_start_time =
  2819. qeth_get_micros();
  2820. }
  2821. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2822. queue->next_buf_to_init, count);
  2823. if (card->options.performance_stats)
  2824. card->perf_stats.inbound_do_qdio_time +=
  2825. qeth_get_micros() -
  2826. card->perf_stats.inbound_do_qdio_start_time;
  2827. if (rc) {
  2828. QETH_CARD_TEXT(card, 2, "qinberr");
  2829. }
  2830. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2831. QDIO_MAX_BUFFERS_PER_Q;
  2832. }
  2833. }
  2834. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2835. static int qeth_handle_send_error(struct qeth_card *card,
  2836. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2837. {
  2838. int sbalf15 = buffer->buffer->element[15].sflags;
  2839. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2840. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2841. if (sbalf15 == 0) {
  2842. qdio_err = 0;
  2843. } else {
  2844. qdio_err = 1;
  2845. }
  2846. }
  2847. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2848. if (!qdio_err)
  2849. return QETH_SEND_ERROR_NONE;
  2850. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2851. return QETH_SEND_ERROR_RETRY;
  2852. QETH_CARD_TEXT(card, 1, "lnkfail");
  2853. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2854. (u16)qdio_err, (u8)sbalf15);
  2855. return QETH_SEND_ERROR_LINK_FAILURE;
  2856. }
  2857. /*
  2858. * Switched to packing state if the number of used buffers on a queue
  2859. * reaches a certain limit.
  2860. */
  2861. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2862. {
  2863. if (!queue->do_pack) {
  2864. if (atomic_read(&queue->used_buffers)
  2865. >= QETH_HIGH_WATERMARK_PACK){
  2866. /* switch non-PACKING -> PACKING */
  2867. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2868. if (queue->card->options.performance_stats)
  2869. queue->card->perf_stats.sc_dp_p++;
  2870. queue->do_pack = 1;
  2871. }
  2872. }
  2873. }
  2874. /*
  2875. * Switches from packing to non-packing mode. If there is a packing
  2876. * buffer on the queue this buffer will be prepared to be flushed.
  2877. * In that case 1 is returned to inform the caller. If no buffer
  2878. * has to be flushed, zero is returned.
  2879. */
  2880. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2881. {
  2882. struct qeth_qdio_out_buffer *buffer;
  2883. int flush_count = 0;
  2884. if (queue->do_pack) {
  2885. if (atomic_read(&queue->used_buffers)
  2886. <= QETH_LOW_WATERMARK_PACK) {
  2887. /* switch PACKING -> non-PACKING */
  2888. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2889. if (queue->card->options.performance_stats)
  2890. queue->card->perf_stats.sc_p_dp++;
  2891. queue->do_pack = 0;
  2892. /* flush packing buffers */
  2893. buffer = queue->bufs[queue->next_buf_to_fill];
  2894. if ((atomic_read(&buffer->state) ==
  2895. QETH_QDIO_BUF_EMPTY) &&
  2896. (buffer->next_element_to_fill > 0)) {
  2897. atomic_set(&buffer->state,
  2898. QETH_QDIO_BUF_PRIMED);
  2899. flush_count++;
  2900. queue->next_buf_to_fill =
  2901. (queue->next_buf_to_fill + 1) %
  2902. QDIO_MAX_BUFFERS_PER_Q;
  2903. }
  2904. }
  2905. }
  2906. return flush_count;
  2907. }
  2908. /*
  2909. * Called to flush a packing buffer if no more pci flags are on the queue.
  2910. * Checks if there is a packing buffer and prepares it to be flushed.
  2911. * In that case returns 1, otherwise zero.
  2912. */
  2913. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2914. {
  2915. struct qeth_qdio_out_buffer *buffer;
  2916. buffer = queue->bufs[queue->next_buf_to_fill];
  2917. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2918. (buffer->next_element_to_fill > 0)) {
  2919. /* it's a packing buffer */
  2920. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2921. queue->next_buf_to_fill =
  2922. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2923. return 1;
  2924. }
  2925. return 0;
  2926. }
  2927. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2928. int count)
  2929. {
  2930. struct qeth_qdio_out_buffer *buf;
  2931. int rc;
  2932. int i;
  2933. unsigned int qdio_flags;
  2934. for (i = index; i < index + count; ++i) {
  2935. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  2936. buf = queue->bufs[bidx];
  2937. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2938. SBAL_EFLAGS_LAST_ENTRY;
  2939. if (queue->bufstates)
  2940. queue->bufstates[bidx].user = buf;
  2941. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2942. continue;
  2943. if (!queue->do_pack) {
  2944. if ((atomic_read(&queue->used_buffers) >=
  2945. (QETH_HIGH_WATERMARK_PACK -
  2946. QETH_WATERMARK_PACK_FUZZ)) &&
  2947. !atomic_read(&queue->set_pci_flags_count)) {
  2948. /* it's likely that we'll go to packing
  2949. * mode soon */
  2950. atomic_inc(&queue->set_pci_flags_count);
  2951. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2952. }
  2953. } else {
  2954. if (!atomic_read(&queue->set_pci_flags_count)) {
  2955. /*
  2956. * there's no outstanding PCI any more, so we
  2957. * have to request a PCI to be sure the the PCI
  2958. * will wake at some time in the future then we
  2959. * can flush packed buffers that might still be
  2960. * hanging around, which can happen if no
  2961. * further send was requested by the stack
  2962. */
  2963. atomic_inc(&queue->set_pci_flags_count);
  2964. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2965. }
  2966. }
  2967. }
  2968. queue->card->dev->trans_start = jiffies;
  2969. if (queue->card->options.performance_stats) {
  2970. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2971. queue->card->perf_stats.outbound_do_qdio_start_time =
  2972. qeth_get_micros();
  2973. }
  2974. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2975. if (atomic_read(&queue->set_pci_flags_count))
  2976. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2977. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2978. queue->queue_no, index, count);
  2979. if (queue->card->options.performance_stats)
  2980. queue->card->perf_stats.outbound_do_qdio_time +=
  2981. qeth_get_micros() -
  2982. queue->card->perf_stats.outbound_do_qdio_start_time;
  2983. atomic_add(count, &queue->used_buffers);
  2984. if (rc) {
  2985. queue->card->stats.tx_errors += count;
  2986. /* ignore temporary SIGA errors without busy condition */
  2987. if (rc == -ENOBUFS)
  2988. return;
  2989. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2990. QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
  2991. QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
  2992. QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
  2993. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  2994. /* this must not happen under normal circumstances. if it
  2995. * happens something is really wrong -> recover */
  2996. qeth_schedule_recovery(queue->card);
  2997. return;
  2998. }
  2999. if (queue->card->options.performance_stats)
  3000. queue->card->perf_stats.bufs_sent += count;
  3001. }
  3002. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  3003. {
  3004. int index;
  3005. int flush_cnt = 0;
  3006. int q_was_packing = 0;
  3007. /*
  3008. * check if weed have to switch to non-packing mode or if
  3009. * we have to get a pci flag out on the queue
  3010. */
  3011. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  3012. !atomic_read(&queue->set_pci_flags_count)) {
  3013. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  3014. QETH_OUT_Q_UNLOCKED) {
  3015. /*
  3016. * If we get in here, there was no action in
  3017. * do_send_packet. So, we check if there is a
  3018. * packing buffer to be flushed here.
  3019. */
  3020. netif_stop_queue(queue->card->dev);
  3021. index = queue->next_buf_to_fill;
  3022. q_was_packing = queue->do_pack;
  3023. /* queue->do_pack may change */
  3024. barrier();
  3025. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  3026. if (!flush_cnt &&
  3027. !atomic_read(&queue->set_pci_flags_count))
  3028. flush_cnt +=
  3029. qeth_flush_buffers_on_no_pci(queue);
  3030. if (queue->card->options.performance_stats &&
  3031. q_was_packing)
  3032. queue->card->perf_stats.bufs_sent_pack +=
  3033. flush_cnt;
  3034. if (flush_cnt)
  3035. qeth_flush_buffers(queue, index, flush_cnt);
  3036. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3037. }
  3038. }
  3039. }
  3040. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  3041. unsigned long card_ptr)
  3042. {
  3043. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3044. if (card->dev && (card->dev->flags & IFF_UP))
  3045. napi_schedule(&card->napi);
  3046. }
  3047. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  3048. int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
  3049. {
  3050. int rc;
  3051. if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
  3052. rc = -1;
  3053. goto out;
  3054. } else {
  3055. if (card->options.cq == cq) {
  3056. rc = 0;
  3057. goto out;
  3058. }
  3059. if (card->state != CARD_STATE_DOWN &&
  3060. card->state != CARD_STATE_RECOVER) {
  3061. rc = -1;
  3062. goto out;
  3063. }
  3064. qeth_free_qdio_buffers(card);
  3065. card->options.cq = cq;
  3066. rc = 0;
  3067. }
  3068. out:
  3069. return rc;
  3070. }
  3071. EXPORT_SYMBOL_GPL(qeth_configure_cq);
  3072. static void qeth_qdio_cq_handler(struct qeth_card *card,
  3073. unsigned int qdio_err,
  3074. unsigned int queue, int first_element, int count) {
  3075. struct qeth_qdio_q *cq = card->qdio.c_q;
  3076. int i;
  3077. int rc;
  3078. if (!qeth_is_cq(card, queue))
  3079. goto out;
  3080. QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
  3081. QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
  3082. QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
  3083. if (qdio_err) {
  3084. netif_stop_queue(card->dev);
  3085. qeth_schedule_recovery(card);
  3086. goto out;
  3087. }
  3088. if (card->options.performance_stats) {
  3089. card->perf_stats.cq_cnt++;
  3090. card->perf_stats.cq_start_time = qeth_get_micros();
  3091. }
  3092. for (i = first_element; i < first_element + count; ++i) {
  3093. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3094. struct qdio_buffer *buffer = &cq->qdio_bufs[bidx];
  3095. int e;
  3096. e = 0;
  3097. while (buffer->element[e].addr) {
  3098. unsigned long phys_aob_addr;
  3099. phys_aob_addr = (unsigned long) buffer->element[e].addr;
  3100. qeth_qdio_handle_aob(card, phys_aob_addr);
  3101. buffer->element[e].addr = NULL;
  3102. buffer->element[e].eflags = 0;
  3103. buffer->element[e].sflags = 0;
  3104. buffer->element[e].length = 0;
  3105. ++e;
  3106. }
  3107. buffer->element[15].eflags = 0;
  3108. buffer->element[15].sflags = 0;
  3109. }
  3110. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
  3111. card->qdio.c_q->next_buf_to_init,
  3112. count);
  3113. if (rc) {
  3114. dev_warn(&card->gdev->dev,
  3115. "QDIO reported an error, rc=%i\n", rc);
  3116. QETH_CARD_TEXT(card, 2, "qcqherr");
  3117. }
  3118. card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
  3119. + count) % QDIO_MAX_BUFFERS_PER_Q;
  3120. netif_wake_queue(card->dev);
  3121. if (card->options.performance_stats) {
  3122. int delta_t = qeth_get_micros();
  3123. delta_t -= card->perf_stats.cq_start_time;
  3124. card->perf_stats.cq_time += delta_t;
  3125. }
  3126. out:
  3127. return;
  3128. }
  3129. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  3130. unsigned int queue, int first_elem, int count,
  3131. unsigned long card_ptr)
  3132. {
  3133. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3134. QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
  3135. QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
  3136. if (qeth_is_cq(card, queue))
  3137. qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
  3138. else if (qdio_err)
  3139. qeth_schedule_recovery(card);
  3140. }
  3141. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  3142. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  3143. unsigned int qdio_error, int __queue, int first_element,
  3144. int count, unsigned long card_ptr)
  3145. {
  3146. struct qeth_card *card = (struct qeth_card *) card_ptr;
  3147. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  3148. struct qeth_qdio_out_buffer *buffer;
  3149. int i;
  3150. QETH_CARD_TEXT(card, 6, "qdouhdl");
  3151. if (qdio_error & QDIO_ERROR_FATAL) {
  3152. QETH_CARD_TEXT(card, 2, "achkcond");
  3153. netif_stop_queue(card->dev);
  3154. qeth_schedule_recovery(card);
  3155. return;
  3156. }
  3157. if (card->options.performance_stats) {
  3158. card->perf_stats.outbound_handler_cnt++;
  3159. card->perf_stats.outbound_handler_start_time =
  3160. qeth_get_micros();
  3161. }
  3162. for (i = first_element; i < (first_element + count); ++i) {
  3163. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3164. buffer = queue->bufs[bidx];
  3165. qeth_handle_send_error(card, buffer, qdio_error);
  3166. if (queue->bufstates &&
  3167. (queue->bufstates[bidx].flags &
  3168. QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
  3169. BUG_ON(card->options.cq != QETH_CQ_ENABLED);
  3170. if (atomic_cmpxchg(&buffer->state,
  3171. QETH_QDIO_BUF_PRIMED,
  3172. QETH_QDIO_BUF_PENDING) ==
  3173. QETH_QDIO_BUF_PRIMED) {
  3174. qeth_notify_skbs(queue, buffer,
  3175. TX_NOTIFY_PENDING);
  3176. }
  3177. buffer->aob = queue->bufstates[bidx].aob;
  3178. QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
  3179. QETH_CARD_TEXT(queue->card, 5, "aob");
  3180. QETH_CARD_TEXT_(queue->card, 5, "%lx",
  3181. virt_to_phys(buffer->aob));
  3182. BUG_ON(bidx < 0 || bidx >= QDIO_MAX_BUFFERS_PER_Q);
  3183. if (qeth_init_qdio_out_buf(queue, bidx)) {
  3184. QETH_CARD_TEXT(card, 2, "outofbuf");
  3185. qeth_schedule_recovery(card);
  3186. }
  3187. } else {
  3188. if (card->options.cq == QETH_CQ_ENABLED) {
  3189. enum iucv_tx_notify n;
  3190. n = qeth_compute_cq_notification(
  3191. buffer->buffer->element[15].sflags, 0);
  3192. qeth_notify_skbs(queue, buffer, n);
  3193. }
  3194. qeth_clear_output_buffer(queue, buffer,
  3195. QETH_QDIO_BUF_EMPTY);
  3196. }
  3197. qeth_cleanup_handled_pending(queue, bidx, 0);
  3198. }
  3199. atomic_sub(count, &queue->used_buffers);
  3200. /* check if we need to do something on this outbound queue */
  3201. if (card->info.type != QETH_CARD_TYPE_IQD)
  3202. qeth_check_outbound_queue(queue);
  3203. netif_wake_queue(queue->card->dev);
  3204. if (card->options.performance_stats)
  3205. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  3206. card->perf_stats.outbound_handler_start_time;
  3207. }
  3208. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  3209. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3210. int ipv, int cast_type)
  3211. {
  3212. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  3213. card->info.type == QETH_CARD_TYPE_OSX))
  3214. return card->qdio.default_out_queue;
  3215. switch (card->qdio.no_out_queues) {
  3216. case 4:
  3217. if (cast_type && card->info.is_multicast_different)
  3218. return card->info.is_multicast_different &
  3219. (card->qdio.no_out_queues - 1);
  3220. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3221. const u8 tos = ip_hdr(skb)->tos;
  3222. if (card->qdio.do_prio_queueing ==
  3223. QETH_PRIO_Q_ING_TOS) {
  3224. if (tos & IP_TOS_NOTIMPORTANT)
  3225. return 3;
  3226. if (tos & IP_TOS_HIGHRELIABILITY)
  3227. return 2;
  3228. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3229. return 1;
  3230. if (tos & IP_TOS_LOWDELAY)
  3231. return 0;
  3232. }
  3233. if (card->qdio.do_prio_queueing ==
  3234. QETH_PRIO_Q_ING_PREC)
  3235. return 3 - (tos >> 6);
  3236. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3237. /* TODO: IPv6!!! */
  3238. }
  3239. return card->qdio.default_out_queue;
  3240. case 1: /* fallthrough for single-out-queue 1920-device */
  3241. default:
  3242. return card->qdio.default_out_queue;
  3243. }
  3244. }
  3245. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  3246. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3247. struct sk_buff *skb, int elems)
  3248. {
  3249. int dlen = skb->len - skb->data_len;
  3250. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  3251. PFN_DOWN((unsigned long)skb->data);
  3252. elements_needed += skb_shinfo(skb)->nr_frags;
  3253. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  3254. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  3255. "(Number=%d / Length=%d). Discarded.\n",
  3256. (elements_needed+elems), skb->len);
  3257. return 0;
  3258. }
  3259. return elements_needed;
  3260. }
  3261. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  3262. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  3263. {
  3264. int hroom, inpage, rest;
  3265. if (((unsigned long)skb->data & PAGE_MASK) !=
  3266. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  3267. hroom = skb_headroom(skb);
  3268. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  3269. rest = len - inpage;
  3270. if (rest > hroom)
  3271. return 1;
  3272. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  3273. skb->data -= rest;
  3274. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  3275. }
  3276. return 0;
  3277. }
  3278. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  3279. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  3280. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  3281. int offset)
  3282. {
  3283. int length = skb->len - skb->data_len;
  3284. int length_here;
  3285. int element;
  3286. char *data;
  3287. int first_lap, cnt;
  3288. struct skb_frag_struct *frag;
  3289. element = *next_element_to_fill;
  3290. data = skb->data;
  3291. first_lap = (is_tso == 0 ? 1 : 0);
  3292. if (offset >= 0) {
  3293. data = skb->data + offset;
  3294. length -= offset;
  3295. first_lap = 0;
  3296. }
  3297. while (length > 0) {
  3298. /* length_here is the remaining amount of data in this page */
  3299. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3300. if (length < length_here)
  3301. length_here = length;
  3302. buffer->element[element].addr = data;
  3303. buffer->element[element].length = length_here;
  3304. length -= length_here;
  3305. if (!length) {
  3306. if (first_lap)
  3307. if (skb_shinfo(skb)->nr_frags)
  3308. buffer->element[element].eflags =
  3309. SBAL_EFLAGS_FIRST_FRAG;
  3310. else
  3311. buffer->element[element].eflags = 0;
  3312. else
  3313. buffer->element[element].eflags =
  3314. SBAL_EFLAGS_MIDDLE_FRAG;
  3315. } else {
  3316. if (first_lap)
  3317. buffer->element[element].eflags =
  3318. SBAL_EFLAGS_FIRST_FRAG;
  3319. else
  3320. buffer->element[element].eflags =
  3321. SBAL_EFLAGS_MIDDLE_FRAG;
  3322. }
  3323. data += length_here;
  3324. element++;
  3325. first_lap = 0;
  3326. }
  3327. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3328. frag = &skb_shinfo(skb)->frags[cnt];
  3329. buffer->element[element].addr = (char *)
  3330. page_to_phys(skb_frag_page(frag))
  3331. + frag->page_offset;
  3332. buffer->element[element].length = frag->size;
  3333. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  3334. element++;
  3335. }
  3336. if (buffer->element[element - 1].eflags)
  3337. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  3338. *next_element_to_fill = element;
  3339. }
  3340. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3341. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  3342. struct qeth_hdr *hdr, int offset, int hd_len)
  3343. {
  3344. struct qdio_buffer *buffer;
  3345. int flush_cnt = 0, hdr_len, large_send = 0;
  3346. buffer = buf->buffer;
  3347. atomic_inc(&skb->users);
  3348. skb_queue_tail(&buf->skb_list, skb);
  3349. /*check first on TSO ....*/
  3350. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3351. int element = buf->next_element_to_fill;
  3352. hdr_len = sizeof(struct qeth_hdr_tso) +
  3353. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  3354. /*fill first buffer entry only with header information */
  3355. buffer->element[element].addr = skb->data;
  3356. buffer->element[element].length = hdr_len;
  3357. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3358. buf->next_element_to_fill++;
  3359. skb->data += hdr_len;
  3360. skb->len -= hdr_len;
  3361. large_send = 1;
  3362. }
  3363. if (offset >= 0) {
  3364. int element = buf->next_element_to_fill;
  3365. buffer->element[element].addr = hdr;
  3366. buffer->element[element].length = sizeof(struct qeth_hdr) +
  3367. hd_len;
  3368. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3369. buf->is_header[element] = 1;
  3370. buf->next_element_to_fill++;
  3371. }
  3372. __qeth_fill_buffer(skb, buffer, large_send,
  3373. (int *)&buf->next_element_to_fill, offset);
  3374. if (!queue->do_pack) {
  3375. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  3376. /* set state to PRIMED -> will be flushed */
  3377. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3378. flush_cnt = 1;
  3379. } else {
  3380. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  3381. if (queue->card->options.performance_stats)
  3382. queue->card->perf_stats.skbs_sent_pack++;
  3383. if (buf->next_element_to_fill >=
  3384. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3385. /*
  3386. * packed buffer if full -> set state PRIMED
  3387. * -> will be flushed
  3388. */
  3389. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3390. flush_cnt = 1;
  3391. }
  3392. }
  3393. return flush_cnt;
  3394. }
  3395. int qeth_do_send_packet_fast(struct qeth_card *card,
  3396. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  3397. struct qeth_hdr *hdr, int elements_needed,
  3398. int offset, int hd_len)
  3399. {
  3400. struct qeth_qdio_out_buffer *buffer;
  3401. int index;
  3402. /* spin until we get the queue ... */
  3403. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3404. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3405. /* ... now we've got the queue */
  3406. index = queue->next_buf_to_fill;
  3407. buffer = queue->bufs[queue->next_buf_to_fill];
  3408. /*
  3409. * check if buffer is empty to make sure that we do not 'overtake'
  3410. * ourselves and try to fill a buffer that is already primed
  3411. */
  3412. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3413. goto out;
  3414. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3415. QDIO_MAX_BUFFERS_PER_Q;
  3416. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3417. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  3418. qeth_flush_buffers(queue, index, 1);
  3419. return 0;
  3420. out:
  3421. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3422. return -EBUSY;
  3423. }
  3424. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  3425. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3426. struct sk_buff *skb, struct qeth_hdr *hdr,
  3427. int elements_needed)
  3428. {
  3429. struct qeth_qdio_out_buffer *buffer;
  3430. int start_index;
  3431. int flush_count = 0;
  3432. int do_pack = 0;
  3433. int tmp;
  3434. int rc = 0;
  3435. /* spin until we get the queue ... */
  3436. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3437. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3438. start_index = queue->next_buf_to_fill;
  3439. buffer = queue->bufs[queue->next_buf_to_fill];
  3440. /*
  3441. * check if buffer is empty to make sure that we do not 'overtake'
  3442. * ourselves and try to fill a buffer that is already primed
  3443. */
  3444. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3445. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3446. return -EBUSY;
  3447. }
  3448. /* check if we need to switch packing state of this queue */
  3449. qeth_switch_to_packing_if_needed(queue);
  3450. if (queue->do_pack) {
  3451. do_pack = 1;
  3452. /* does packet fit in current buffer? */
  3453. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3454. buffer->next_element_to_fill) < elements_needed) {
  3455. /* ... no -> set state PRIMED */
  3456. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3457. flush_count++;
  3458. queue->next_buf_to_fill =
  3459. (queue->next_buf_to_fill + 1) %
  3460. QDIO_MAX_BUFFERS_PER_Q;
  3461. buffer = queue->bufs[queue->next_buf_to_fill];
  3462. /* we did a step forward, so check buffer state
  3463. * again */
  3464. if (atomic_read(&buffer->state) !=
  3465. QETH_QDIO_BUF_EMPTY) {
  3466. qeth_flush_buffers(queue, start_index,
  3467. flush_count);
  3468. atomic_set(&queue->state,
  3469. QETH_OUT_Q_UNLOCKED);
  3470. return -EBUSY;
  3471. }
  3472. }
  3473. }
  3474. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3475. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3476. QDIO_MAX_BUFFERS_PER_Q;
  3477. flush_count += tmp;
  3478. if (flush_count)
  3479. qeth_flush_buffers(queue, start_index, flush_count);
  3480. else if (!atomic_read(&queue->set_pci_flags_count))
  3481. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3482. /*
  3483. * queue->state will go from LOCKED -> UNLOCKED or from
  3484. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3485. * (switch packing state or flush buffer to get another pci flag out).
  3486. * In that case we will enter this loop
  3487. */
  3488. while (atomic_dec_return(&queue->state)) {
  3489. flush_count = 0;
  3490. start_index = queue->next_buf_to_fill;
  3491. /* check if we can go back to non-packing state */
  3492. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3493. /*
  3494. * check if we need to flush a packing buffer to get a pci
  3495. * flag out on the queue
  3496. */
  3497. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3498. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3499. if (flush_count)
  3500. qeth_flush_buffers(queue, start_index, flush_count);
  3501. }
  3502. /* at this point the queue is UNLOCKED again */
  3503. if (queue->card->options.performance_stats && do_pack)
  3504. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3505. return rc;
  3506. }
  3507. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3508. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3509. struct qeth_reply *reply, unsigned long data)
  3510. {
  3511. struct qeth_ipa_cmd *cmd;
  3512. struct qeth_ipacmd_setadpparms *setparms;
  3513. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3514. cmd = (struct qeth_ipa_cmd *) data;
  3515. setparms = &(cmd->data.setadapterparms);
  3516. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3517. if (cmd->hdr.return_code) {
  3518. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3519. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3520. }
  3521. card->info.promisc_mode = setparms->data.mode;
  3522. return 0;
  3523. }
  3524. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3525. {
  3526. enum qeth_ipa_promisc_modes mode;
  3527. struct net_device *dev = card->dev;
  3528. struct qeth_cmd_buffer *iob;
  3529. struct qeth_ipa_cmd *cmd;
  3530. QETH_CARD_TEXT(card, 4, "setprom");
  3531. if (((dev->flags & IFF_PROMISC) &&
  3532. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3533. (!(dev->flags & IFF_PROMISC) &&
  3534. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3535. return;
  3536. mode = SET_PROMISC_MODE_OFF;
  3537. if (dev->flags & IFF_PROMISC)
  3538. mode = SET_PROMISC_MODE_ON;
  3539. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3540. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3541. sizeof(struct qeth_ipacmd_setadpparms));
  3542. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3543. cmd->data.setadapterparms.data.mode = mode;
  3544. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3545. }
  3546. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3547. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3548. {
  3549. struct qeth_card *card;
  3550. char dbf_text[15];
  3551. card = dev->ml_priv;
  3552. QETH_CARD_TEXT(card, 4, "chgmtu");
  3553. sprintf(dbf_text, "%8x", new_mtu);
  3554. QETH_CARD_TEXT(card, 4, dbf_text);
  3555. if (new_mtu < 64)
  3556. return -EINVAL;
  3557. if (new_mtu > 65535)
  3558. return -EINVAL;
  3559. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3560. (!qeth_mtu_is_valid(card, new_mtu)))
  3561. return -EINVAL;
  3562. dev->mtu = new_mtu;
  3563. return 0;
  3564. }
  3565. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3566. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3567. {
  3568. struct qeth_card *card;
  3569. card = dev->ml_priv;
  3570. QETH_CARD_TEXT(card, 5, "getstat");
  3571. return &card->stats;
  3572. }
  3573. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3574. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3575. struct qeth_reply *reply, unsigned long data)
  3576. {
  3577. struct qeth_ipa_cmd *cmd;
  3578. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3579. cmd = (struct qeth_ipa_cmd *) data;
  3580. if (!card->options.layer2 ||
  3581. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3582. memcpy(card->dev->dev_addr,
  3583. &cmd->data.setadapterparms.data.change_addr.addr,
  3584. OSA_ADDR_LEN);
  3585. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3586. }
  3587. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3588. return 0;
  3589. }
  3590. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3591. {
  3592. int rc;
  3593. struct qeth_cmd_buffer *iob;
  3594. struct qeth_ipa_cmd *cmd;
  3595. QETH_CARD_TEXT(card, 4, "chgmac");
  3596. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3597. sizeof(struct qeth_ipacmd_setadpparms));
  3598. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3599. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3600. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3601. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3602. card->dev->dev_addr, OSA_ADDR_LEN);
  3603. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3604. NULL);
  3605. return rc;
  3606. }
  3607. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3608. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3609. struct qeth_reply *reply, unsigned long data)
  3610. {
  3611. struct qeth_ipa_cmd *cmd;
  3612. struct qeth_set_access_ctrl *access_ctrl_req;
  3613. QETH_CARD_TEXT(card, 4, "setaccb");
  3614. cmd = (struct qeth_ipa_cmd *) data;
  3615. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3616. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3617. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3618. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3619. cmd->data.setadapterparms.hdr.return_code);
  3620. switch (cmd->data.setadapterparms.hdr.return_code) {
  3621. case SET_ACCESS_CTRL_RC_SUCCESS:
  3622. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3623. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3624. {
  3625. card->options.isolation = access_ctrl_req->subcmd_code;
  3626. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3627. dev_info(&card->gdev->dev,
  3628. "QDIO data connection isolation is deactivated\n");
  3629. } else {
  3630. dev_info(&card->gdev->dev,
  3631. "QDIO data connection isolation is activated\n");
  3632. }
  3633. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3634. card->gdev->dev.kobj.name,
  3635. access_ctrl_req->subcmd_code,
  3636. cmd->data.setadapterparms.hdr.return_code);
  3637. break;
  3638. }
  3639. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3640. {
  3641. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3642. card->gdev->dev.kobj.name,
  3643. access_ctrl_req->subcmd_code,
  3644. cmd->data.setadapterparms.hdr.return_code);
  3645. dev_err(&card->gdev->dev, "Adapter does not "
  3646. "support QDIO data connection isolation\n");
  3647. /* ensure isolation mode is "none" */
  3648. card->options.isolation = ISOLATION_MODE_NONE;
  3649. break;
  3650. }
  3651. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3652. {
  3653. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3654. card->gdev->dev.kobj.name,
  3655. access_ctrl_req->subcmd_code,
  3656. cmd->data.setadapterparms.hdr.return_code);
  3657. dev_err(&card->gdev->dev,
  3658. "Adapter is dedicated. "
  3659. "QDIO data connection isolation not supported\n");
  3660. /* ensure isolation mode is "none" */
  3661. card->options.isolation = ISOLATION_MODE_NONE;
  3662. break;
  3663. }
  3664. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3665. {
  3666. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3667. card->gdev->dev.kobj.name,
  3668. access_ctrl_req->subcmd_code,
  3669. cmd->data.setadapterparms.hdr.return_code);
  3670. dev_err(&card->gdev->dev,
  3671. "TSO does not permit QDIO data connection isolation\n");
  3672. /* ensure isolation mode is "none" */
  3673. card->options.isolation = ISOLATION_MODE_NONE;
  3674. break;
  3675. }
  3676. default:
  3677. {
  3678. /* this should never happen */
  3679. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3680. "==UNKNOWN\n",
  3681. card->gdev->dev.kobj.name,
  3682. access_ctrl_req->subcmd_code,
  3683. cmd->data.setadapterparms.hdr.return_code);
  3684. /* ensure isolation mode is "none" */
  3685. card->options.isolation = ISOLATION_MODE_NONE;
  3686. break;
  3687. }
  3688. }
  3689. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3690. return 0;
  3691. }
  3692. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3693. enum qeth_ipa_isolation_modes isolation)
  3694. {
  3695. int rc;
  3696. struct qeth_cmd_buffer *iob;
  3697. struct qeth_ipa_cmd *cmd;
  3698. struct qeth_set_access_ctrl *access_ctrl_req;
  3699. QETH_CARD_TEXT(card, 4, "setacctl");
  3700. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3701. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3702. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3703. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3704. sizeof(struct qeth_set_access_ctrl));
  3705. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3706. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3707. access_ctrl_req->subcmd_code = isolation;
  3708. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3709. NULL);
  3710. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3711. return rc;
  3712. }
  3713. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3714. {
  3715. int rc = 0;
  3716. QETH_CARD_TEXT(card, 4, "setactlo");
  3717. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3718. card->info.type == QETH_CARD_TYPE_OSX) &&
  3719. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3720. rc = qeth_setadpparms_set_access_ctrl(card,
  3721. card->options.isolation);
  3722. if (rc) {
  3723. QETH_DBF_MESSAGE(3,
  3724. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3725. card->gdev->dev.kobj.name,
  3726. rc);
  3727. }
  3728. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3729. card->options.isolation = ISOLATION_MODE_NONE;
  3730. dev_err(&card->gdev->dev, "Adapter does not "
  3731. "support QDIO data connection isolation\n");
  3732. rc = -EOPNOTSUPP;
  3733. }
  3734. return rc;
  3735. }
  3736. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3737. void qeth_tx_timeout(struct net_device *dev)
  3738. {
  3739. struct qeth_card *card;
  3740. card = dev->ml_priv;
  3741. QETH_CARD_TEXT(card, 4, "txtimeo");
  3742. card->stats.tx_errors++;
  3743. qeth_schedule_recovery(card);
  3744. }
  3745. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3746. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3747. {
  3748. struct qeth_card *card = dev->ml_priv;
  3749. int rc = 0;
  3750. switch (regnum) {
  3751. case MII_BMCR: /* Basic mode control register */
  3752. rc = BMCR_FULLDPLX;
  3753. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3754. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3755. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3756. rc |= BMCR_SPEED100;
  3757. break;
  3758. case MII_BMSR: /* Basic mode status register */
  3759. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3760. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3761. BMSR_100BASE4;
  3762. break;
  3763. case MII_PHYSID1: /* PHYS ID 1 */
  3764. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3765. dev->dev_addr[2];
  3766. rc = (rc >> 5) & 0xFFFF;
  3767. break;
  3768. case MII_PHYSID2: /* PHYS ID 2 */
  3769. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3770. break;
  3771. case MII_ADVERTISE: /* Advertisement control reg */
  3772. rc = ADVERTISE_ALL;
  3773. break;
  3774. case MII_LPA: /* Link partner ability reg */
  3775. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3776. LPA_100BASE4 | LPA_LPACK;
  3777. break;
  3778. case MII_EXPANSION: /* Expansion register */
  3779. break;
  3780. case MII_DCOUNTER: /* disconnect counter */
  3781. break;
  3782. case MII_FCSCOUNTER: /* false carrier counter */
  3783. break;
  3784. case MII_NWAYTEST: /* N-way auto-neg test register */
  3785. break;
  3786. case MII_RERRCOUNTER: /* rx error counter */
  3787. rc = card->stats.rx_errors;
  3788. break;
  3789. case MII_SREVISION: /* silicon revision */
  3790. break;
  3791. case MII_RESV1: /* reserved 1 */
  3792. break;
  3793. case MII_LBRERROR: /* loopback, rx, bypass error */
  3794. break;
  3795. case MII_PHYADDR: /* physical address */
  3796. break;
  3797. case MII_RESV2: /* reserved 2 */
  3798. break;
  3799. case MII_TPISTATUS: /* TPI status for 10mbps */
  3800. break;
  3801. case MII_NCONFIG: /* network interface config */
  3802. break;
  3803. default:
  3804. break;
  3805. }
  3806. return rc;
  3807. }
  3808. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3809. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3810. struct qeth_cmd_buffer *iob, int len,
  3811. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3812. unsigned long),
  3813. void *reply_param)
  3814. {
  3815. u16 s1, s2;
  3816. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3817. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3818. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3819. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3820. /* adjust PDU length fields in IPA_PDU_HEADER */
  3821. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3822. s2 = (u32) len;
  3823. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3824. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3825. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3826. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3827. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3828. reply_cb, reply_param);
  3829. }
  3830. static int qeth_snmp_command_cb(struct qeth_card *card,
  3831. struct qeth_reply *reply, unsigned long sdata)
  3832. {
  3833. struct qeth_ipa_cmd *cmd;
  3834. struct qeth_arp_query_info *qinfo;
  3835. struct qeth_snmp_cmd *snmp;
  3836. unsigned char *data;
  3837. __u16 data_len;
  3838. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3839. cmd = (struct qeth_ipa_cmd *) sdata;
  3840. data = (unsigned char *)((char *)cmd - reply->offset);
  3841. qinfo = (struct qeth_arp_query_info *) reply->param;
  3842. snmp = &cmd->data.setadapterparms.data.snmp;
  3843. if (cmd->hdr.return_code) {
  3844. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3845. return 0;
  3846. }
  3847. if (cmd->data.setadapterparms.hdr.return_code) {
  3848. cmd->hdr.return_code =
  3849. cmd->data.setadapterparms.hdr.return_code;
  3850. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3851. return 0;
  3852. }
  3853. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3854. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3855. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3856. else
  3857. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3858. /* check if there is enough room in userspace */
  3859. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3860. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3861. cmd->hdr.return_code = IPA_RC_ENOMEM;
  3862. return 0;
  3863. }
  3864. QETH_CARD_TEXT_(card, 4, "snore%i",
  3865. cmd->data.setadapterparms.hdr.used_total);
  3866. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3867. cmd->data.setadapterparms.hdr.seq_no);
  3868. /*copy entries to user buffer*/
  3869. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3870. memcpy(qinfo->udata + qinfo->udata_offset,
  3871. (char *)snmp,
  3872. data_len + offsetof(struct qeth_snmp_cmd, data));
  3873. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3874. } else {
  3875. memcpy(qinfo->udata + qinfo->udata_offset,
  3876. (char *)&snmp->request, data_len);
  3877. }
  3878. qinfo->udata_offset += data_len;
  3879. /* check if all replies received ... */
  3880. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3881. cmd->data.setadapterparms.hdr.used_total);
  3882. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3883. cmd->data.setadapterparms.hdr.seq_no);
  3884. if (cmd->data.setadapterparms.hdr.seq_no <
  3885. cmd->data.setadapterparms.hdr.used_total)
  3886. return 1;
  3887. return 0;
  3888. }
  3889. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3890. {
  3891. struct qeth_cmd_buffer *iob;
  3892. struct qeth_ipa_cmd *cmd;
  3893. struct qeth_snmp_ureq *ureq;
  3894. int req_len;
  3895. struct qeth_arp_query_info qinfo = {0, };
  3896. int rc = 0;
  3897. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3898. if (card->info.guestlan)
  3899. return -EOPNOTSUPP;
  3900. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3901. (!card->options.layer2)) {
  3902. return -EOPNOTSUPP;
  3903. }
  3904. /* skip 4 bytes (data_len struct member) to get req_len */
  3905. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3906. return -EFAULT;
  3907. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3908. if (IS_ERR(ureq)) {
  3909. QETH_CARD_TEXT(card, 2, "snmpnome");
  3910. return PTR_ERR(ureq);
  3911. }
  3912. qinfo.udata_len = ureq->hdr.data_len;
  3913. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3914. if (!qinfo.udata) {
  3915. kfree(ureq);
  3916. return -ENOMEM;
  3917. }
  3918. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3919. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3920. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3921. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3922. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3923. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3924. qeth_snmp_command_cb, (void *)&qinfo);
  3925. if (rc)
  3926. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3927. QETH_CARD_IFNAME(card), rc);
  3928. else {
  3929. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3930. rc = -EFAULT;
  3931. }
  3932. kfree(ureq);
  3933. kfree(qinfo.udata);
  3934. return rc;
  3935. }
  3936. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3937. static int qeth_setadpparms_query_oat_cb(struct qeth_card *card,
  3938. struct qeth_reply *reply, unsigned long data)
  3939. {
  3940. struct qeth_ipa_cmd *cmd;
  3941. struct qeth_qoat_priv *priv;
  3942. char *resdata;
  3943. int resdatalen;
  3944. QETH_CARD_TEXT(card, 3, "qoatcb");
  3945. cmd = (struct qeth_ipa_cmd *)data;
  3946. priv = (struct qeth_qoat_priv *)reply->param;
  3947. resdatalen = cmd->data.setadapterparms.hdr.cmdlength;
  3948. resdata = (char *)data + 28;
  3949. if (resdatalen > (priv->buffer_len - priv->response_len)) {
  3950. cmd->hdr.return_code = IPA_RC_FFFF;
  3951. return 0;
  3952. }
  3953. memcpy((priv->buffer + priv->response_len), resdata,
  3954. resdatalen);
  3955. priv->response_len += resdatalen;
  3956. if (cmd->data.setadapterparms.hdr.seq_no <
  3957. cmd->data.setadapterparms.hdr.used_total)
  3958. return 1;
  3959. return 0;
  3960. }
  3961. int qeth_query_oat_command(struct qeth_card *card, char __user *udata)
  3962. {
  3963. int rc = 0;
  3964. struct qeth_cmd_buffer *iob;
  3965. struct qeth_ipa_cmd *cmd;
  3966. struct qeth_query_oat *oat_req;
  3967. struct qeth_query_oat_data oat_data;
  3968. struct qeth_qoat_priv priv;
  3969. void __user *tmp;
  3970. QETH_CARD_TEXT(card, 3, "qoatcmd");
  3971. if (!qeth_adp_supported(card, IPA_SETADP_QUERY_OAT)) {
  3972. rc = -EOPNOTSUPP;
  3973. goto out;
  3974. }
  3975. if (copy_from_user(&oat_data, udata,
  3976. sizeof(struct qeth_query_oat_data))) {
  3977. rc = -EFAULT;
  3978. goto out;
  3979. }
  3980. priv.buffer_len = oat_data.buffer_len;
  3981. priv.response_len = 0;
  3982. priv.buffer = kzalloc(oat_data.buffer_len, GFP_KERNEL);
  3983. if (!priv.buffer) {
  3984. rc = -ENOMEM;
  3985. goto out;
  3986. }
  3987. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_OAT,
  3988. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3989. sizeof(struct qeth_query_oat));
  3990. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3991. oat_req = &cmd->data.setadapterparms.data.query_oat;
  3992. oat_req->subcmd_code = oat_data.command;
  3993. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_query_oat_cb,
  3994. &priv);
  3995. if (!rc) {
  3996. if (is_compat_task())
  3997. tmp = compat_ptr(oat_data.ptr);
  3998. else
  3999. tmp = (void __user *)(unsigned long)oat_data.ptr;
  4000. if (copy_to_user(tmp, priv.buffer,
  4001. priv.response_len)) {
  4002. rc = -EFAULT;
  4003. goto out_free;
  4004. }
  4005. oat_data.response_len = priv.response_len;
  4006. if (copy_to_user(udata, &oat_data,
  4007. sizeof(struct qeth_query_oat_data)))
  4008. rc = -EFAULT;
  4009. } else
  4010. if (rc == IPA_RC_FFFF)
  4011. rc = -EFAULT;
  4012. out_free:
  4013. kfree(priv.buffer);
  4014. out:
  4015. return rc;
  4016. }
  4017. EXPORT_SYMBOL_GPL(qeth_query_oat_command);
  4018. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  4019. {
  4020. switch (card->info.type) {
  4021. case QETH_CARD_TYPE_IQD:
  4022. return 2;
  4023. default:
  4024. return 0;
  4025. }
  4026. }
  4027. static void qeth_determine_capabilities(struct qeth_card *card)
  4028. {
  4029. int rc;
  4030. int length;
  4031. char *prcd;
  4032. struct ccw_device *ddev;
  4033. int ddev_offline = 0;
  4034. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  4035. ddev = CARD_DDEV(card);
  4036. if (!ddev->online) {
  4037. ddev_offline = 1;
  4038. rc = ccw_device_set_online(ddev);
  4039. if (rc) {
  4040. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4041. goto out;
  4042. }
  4043. }
  4044. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  4045. if (rc) {
  4046. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  4047. dev_name(&card->gdev->dev), rc);
  4048. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4049. goto out_offline;
  4050. }
  4051. qeth_configure_unitaddr(card, prcd);
  4052. if (ddev_offline)
  4053. qeth_configure_blkt_default(card, prcd);
  4054. kfree(prcd);
  4055. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  4056. if (rc)
  4057. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  4058. QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
  4059. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
  4060. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
  4061. QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
  4062. if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
  4063. ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
  4064. ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
  4065. dev_info(&card->gdev->dev,
  4066. "Completion Queueing supported\n");
  4067. } else {
  4068. card->options.cq = QETH_CQ_NOTAVAILABLE;
  4069. }
  4070. out_offline:
  4071. if (ddev_offline == 1)
  4072. ccw_device_set_offline(ddev);
  4073. out:
  4074. return;
  4075. }
  4076. static inline void qeth_qdio_establish_cq(struct qeth_card *card,
  4077. struct qdio_buffer **in_sbal_ptrs,
  4078. void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
  4079. int i;
  4080. if (card->options.cq == QETH_CQ_ENABLED) {
  4081. int offset = QDIO_MAX_BUFFERS_PER_Q *
  4082. (card->qdio.no_in_queues - 1);
  4083. i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
  4084. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4085. in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
  4086. virt_to_phys(card->qdio.c_q->bufs[i].buffer);
  4087. }
  4088. queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
  4089. }
  4090. }
  4091. static int qeth_qdio_establish(struct qeth_card *card)
  4092. {
  4093. struct qdio_initialize init_data;
  4094. char *qib_param_field;
  4095. struct qdio_buffer **in_sbal_ptrs;
  4096. void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
  4097. struct qdio_buffer **out_sbal_ptrs;
  4098. int i, j, k;
  4099. int rc = 0;
  4100. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  4101. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  4102. GFP_KERNEL);
  4103. if (!qib_param_field) {
  4104. rc = -ENOMEM;
  4105. goto out_free_nothing;
  4106. }
  4107. qeth_create_qib_param_field(card, qib_param_field);
  4108. qeth_create_qib_param_field_blkt(card, qib_param_field);
  4109. in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
  4110. QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  4111. GFP_KERNEL);
  4112. if (!in_sbal_ptrs) {
  4113. rc = -ENOMEM;
  4114. goto out_free_qib_param;
  4115. }
  4116. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4117. in_sbal_ptrs[i] = (struct qdio_buffer *)
  4118. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  4119. }
  4120. queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
  4121. GFP_KERNEL);
  4122. if (!queue_start_poll) {
  4123. rc = -ENOMEM;
  4124. goto out_free_in_sbals;
  4125. }
  4126. for (i = 0; i < card->qdio.no_in_queues; ++i)
  4127. queue_start_poll[i] = card->discipline->start_poll;
  4128. qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
  4129. out_sbal_ptrs =
  4130. kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  4131. sizeof(void *), GFP_KERNEL);
  4132. if (!out_sbal_ptrs) {
  4133. rc = -ENOMEM;
  4134. goto out_free_queue_start_poll;
  4135. }
  4136. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  4137. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  4138. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  4139. card->qdio.out_qs[i]->bufs[j]->buffer);
  4140. }
  4141. memset(&init_data, 0, sizeof(struct qdio_initialize));
  4142. init_data.cdev = CARD_DDEV(card);
  4143. init_data.q_format = qeth_get_qdio_q_format(card);
  4144. init_data.qib_param_field_format = 0;
  4145. init_data.qib_param_field = qib_param_field;
  4146. init_data.no_input_qs = card->qdio.no_in_queues;
  4147. init_data.no_output_qs = card->qdio.no_out_queues;
  4148. init_data.input_handler = card->discipline->input_handler;
  4149. init_data.output_handler = card->discipline->output_handler;
  4150. init_data.queue_start_poll_array = queue_start_poll;
  4151. init_data.int_parm = (unsigned long) card;
  4152. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  4153. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  4154. init_data.output_sbal_state_array = card->qdio.out_bufstates;
  4155. init_data.scan_threshold =
  4156. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  4157. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  4158. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  4159. rc = qdio_allocate(&init_data);
  4160. if (rc) {
  4161. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4162. goto out;
  4163. }
  4164. rc = qdio_establish(&init_data);
  4165. if (rc) {
  4166. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4167. qdio_free(CARD_DDEV(card));
  4168. }
  4169. }
  4170. switch (card->options.cq) {
  4171. case QETH_CQ_ENABLED:
  4172. dev_info(&card->gdev->dev, "Completion Queue support enabled");
  4173. break;
  4174. case QETH_CQ_DISABLED:
  4175. dev_info(&card->gdev->dev, "Completion Queue support disabled");
  4176. break;
  4177. default:
  4178. break;
  4179. }
  4180. out:
  4181. kfree(out_sbal_ptrs);
  4182. out_free_queue_start_poll:
  4183. kfree(queue_start_poll);
  4184. out_free_in_sbals:
  4185. kfree(in_sbal_ptrs);
  4186. out_free_qib_param:
  4187. kfree(qib_param_field);
  4188. out_free_nothing:
  4189. return rc;
  4190. }
  4191. static void qeth_core_free_card(struct qeth_card *card)
  4192. {
  4193. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  4194. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  4195. qeth_clean_channel(&card->read);
  4196. qeth_clean_channel(&card->write);
  4197. if (card->dev)
  4198. free_netdev(card->dev);
  4199. kfree(card->ip_tbd_list);
  4200. qeth_free_qdio_buffers(card);
  4201. unregister_service_level(&card->qeth_service_level);
  4202. kfree(card);
  4203. }
  4204. static struct ccw_device_id qeth_ids[] = {
  4205. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  4206. .driver_info = QETH_CARD_TYPE_OSD},
  4207. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  4208. .driver_info = QETH_CARD_TYPE_IQD},
  4209. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  4210. .driver_info = QETH_CARD_TYPE_OSN},
  4211. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  4212. .driver_info = QETH_CARD_TYPE_OSM},
  4213. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  4214. .driver_info = QETH_CARD_TYPE_OSX},
  4215. {},
  4216. };
  4217. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  4218. static struct ccw_driver qeth_ccw_driver = {
  4219. .driver = {
  4220. .owner = THIS_MODULE,
  4221. .name = "qeth",
  4222. },
  4223. .ids = qeth_ids,
  4224. .probe = ccwgroup_probe_ccwdev,
  4225. .remove = ccwgroup_remove_ccwdev,
  4226. };
  4227. int qeth_core_hardsetup_card(struct qeth_card *card)
  4228. {
  4229. int retries = 0;
  4230. int rc;
  4231. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  4232. atomic_set(&card->force_alloc_skb, 0);
  4233. qeth_get_channel_path_desc(card);
  4234. retry:
  4235. if (retries)
  4236. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  4237. dev_name(&card->gdev->dev));
  4238. ccw_device_set_offline(CARD_DDEV(card));
  4239. ccw_device_set_offline(CARD_WDEV(card));
  4240. ccw_device_set_offline(CARD_RDEV(card));
  4241. rc = ccw_device_set_online(CARD_RDEV(card));
  4242. if (rc)
  4243. goto retriable;
  4244. rc = ccw_device_set_online(CARD_WDEV(card));
  4245. if (rc)
  4246. goto retriable;
  4247. rc = ccw_device_set_online(CARD_DDEV(card));
  4248. if (rc)
  4249. goto retriable;
  4250. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  4251. retriable:
  4252. if (rc == -ERESTARTSYS) {
  4253. QETH_DBF_TEXT(SETUP, 2, "break1");
  4254. return rc;
  4255. } else if (rc) {
  4256. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  4257. if (++retries > 3)
  4258. goto out;
  4259. else
  4260. goto retry;
  4261. }
  4262. qeth_determine_capabilities(card);
  4263. qeth_init_tokens(card);
  4264. qeth_init_func_level(card);
  4265. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  4266. if (rc == -ERESTARTSYS) {
  4267. QETH_DBF_TEXT(SETUP, 2, "break2");
  4268. return rc;
  4269. } else if (rc) {
  4270. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4271. if (--retries < 0)
  4272. goto out;
  4273. else
  4274. goto retry;
  4275. }
  4276. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  4277. if (rc == -ERESTARTSYS) {
  4278. QETH_DBF_TEXT(SETUP, 2, "break3");
  4279. return rc;
  4280. } else if (rc) {
  4281. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  4282. if (--retries < 0)
  4283. goto out;
  4284. else
  4285. goto retry;
  4286. }
  4287. card->read_or_write_problem = 0;
  4288. rc = qeth_mpc_initialize(card);
  4289. if (rc) {
  4290. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4291. goto out;
  4292. }
  4293. card->options.ipa4.supported_funcs = 0;
  4294. card->options.adp.supported_funcs = 0;
  4295. card->info.diagass_support = 0;
  4296. qeth_query_ipassists(card, QETH_PROT_IPV4);
  4297. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  4298. qeth_query_setadapterparms(card);
  4299. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  4300. qeth_query_setdiagass(card);
  4301. return 0;
  4302. out:
  4303. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  4304. "an error on the device\n");
  4305. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  4306. dev_name(&card->gdev->dev), rc);
  4307. return rc;
  4308. }
  4309. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  4310. static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
  4311. struct qdio_buffer_element *element,
  4312. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  4313. {
  4314. struct page *page = virt_to_page(element->addr);
  4315. if (*pskb == NULL) {
  4316. if (qethbuffer->rx_skb) {
  4317. /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
  4318. *pskb = qethbuffer->rx_skb;
  4319. qethbuffer->rx_skb = NULL;
  4320. } else {
  4321. *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  4322. if (!(*pskb))
  4323. return -ENOMEM;
  4324. }
  4325. skb_reserve(*pskb, ETH_HLEN);
  4326. if (data_len <= QETH_RX_PULL_LEN) {
  4327. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  4328. data_len);
  4329. } else {
  4330. get_page(page);
  4331. memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
  4332. element->addr + offset, QETH_RX_PULL_LEN);
  4333. skb_fill_page_desc(*pskb, *pfrag, page,
  4334. offset + QETH_RX_PULL_LEN,
  4335. data_len - QETH_RX_PULL_LEN);
  4336. (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
  4337. (*pskb)->len += data_len - QETH_RX_PULL_LEN;
  4338. (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
  4339. (*pfrag)++;
  4340. }
  4341. } else {
  4342. get_page(page);
  4343. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  4344. (*pskb)->data_len += data_len;
  4345. (*pskb)->len += data_len;
  4346. (*pskb)->truesize += data_len;
  4347. (*pfrag)++;
  4348. }
  4349. return 0;
  4350. }
  4351. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  4352. struct qeth_qdio_buffer *qethbuffer,
  4353. struct qdio_buffer_element **__element, int *__offset,
  4354. struct qeth_hdr **hdr)
  4355. {
  4356. struct qdio_buffer_element *element = *__element;
  4357. struct qdio_buffer *buffer = qethbuffer->buffer;
  4358. int offset = *__offset;
  4359. struct sk_buff *skb = NULL;
  4360. int skb_len = 0;
  4361. void *data_ptr;
  4362. int data_len;
  4363. int headroom = 0;
  4364. int use_rx_sg = 0;
  4365. int frag = 0;
  4366. /* qeth_hdr must not cross element boundaries */
  4367. if (element->length < offset + sizeof(struct qeth_hdr)) {
  4368. if (qeth_is_last_sbale(element))
  4369. return NULL;
  4370. element++;
  4371. offset = 0;
  4372. if (element->length < sizeof(struct qeth_hdr))
  4373. return NULL;
  4374. }
  4375. *hdr = element->addr + offset;
  4376. offset += sizeof(struct qeth_hdr);
  4377. switch ((*hdr)->hdr.l2.id) {
  4378. case QETH_HEADER_TYPE_LAYER2:
  4379. skb_len = (*hdr)->hdr.l2.pkt_length;
  4380. break;
  4381. case QETH_HEADER_TYPE_LAYER3:
  4382. skb_len = (*hdr)->hdr.l3.length;
  4383. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  4384. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  4385. headroom = TR_HLEN;
  4386. else
  4387. headroom = ETH_HLEN;
  4388. break;
  4389. case QETH_HEADER_TYPE_OSN:
  4390. skb_len = (*hdr)->hdr.osn.pdu_length;
  4391. headroom = sizeof(struct qeth_hdr);
  4392. break;
  4393. default:
  4394. break;
  4395. }
  4396. if (!skb_len)
  4397. return NULL;
  4398. if (((skb_len >= card->options.rx_sg_cb) &&
  4399. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  4400. (!atomic_read(&card->force_alloc_skb))) ||
  4401. (card->options.cq == QETH_CQ_ENABLED)) {
  4402. use_rx_sg = 1;
  4403. } else {
  4404. skb = dev_alloc_skb(skb_len + headroom);
  4405. if (!skb)
  4406. goto no_mem;
  4407. if (headroom)
  4408. skb_reserve(skb, headroom);
  4409. }
  4410. data_ptr = element->addr + offset;
  4411. while (skb_len) {
  4412. data_len = min(skb_len, (int)(element->length - offset));
  4413. if (data_len) {
  4414. if (use_rx_sg) {
  4415. if (qeth_create_skb_frag(qethbuffer, element,
  4416. &skb, offset, &frag, data_len))
  4417. goto no_mem;
  4418. } else {
  4419. memcpy(skb_put(skb, data_len), data_ptr,
  4420. data_len);
  4421. }
  4422. }
  4423. skb_len -= data_len;
  4424. if (skb_len) {
  4425. if (qeth_is_last_sbale(element)) {
  4426. QETH_CARD_TEXT(card, 4, "unexeob");
  4427. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  4428. dev_kfree_skb_any(skb);
  4429. card->stats.rx_errors++;
  4430. return NULL;
  4431. }
  4432. element++;
  4433. offset = 0;
  4434. data_ptr = element->addr;
  4435. } else {
  4436. offset += data_len;
  4437. }
  4438. }
  4439. *__element = element;
  4440. *__offset = offset;
  4441. if (use_rx_sg && card->options.performance_stats) {
  4442. card->perf_stats.sg_skbs_rx++;
  4443. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  4444. }
  4445. return skb;
  4446. no_mem:
  4447. if (net_ratelimit()) {
  4448. QETH_CARD_TEXT(card, 2, "noskbmem");
  4449. }
  4450. card->stats.rx_dropped++;
  4451. return NULL;
  4452. }
  4453. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  4454. static void qeth_unregister_dbf_views(void)
  4455. {
  4456. int x;
  4457. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4458. debug_unregister(qeth_dbf[x].id);
  4459. qeth_dbf[x].id = NULL;
  4460. }
  4461. }
  4462. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  4463. {
  4464. char dbf_txt_buf[32];
  4465. va_list args;
  4466. if (level > id->level)
  4467. return;
  4468. va_start(args, fmt);
  4469. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  4470. va_end(args);
  4471. debug_text_event(id, level, dbf_txt_buf);
  4472. }
  4473. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  4474. static int qeth_register_dbf_views(void)
  4475. {
  4476. int ret;
  4477. int x;
  4478. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4479. /* register the areas */
  4480. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  4481. qeth_dbf[x].pages,
  4482. qeth_dbf[x].areas,
  4483. qeth_dbf[x].len);
  4484. if (qeth_dbf[x].id == NULL) {
  4485. qeth_unregister_dbf_views();
  4486. return -ENOMEM;
  4487. }
  4488. /* register a view */
  4489. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  4490. if (ret) {
  4491. qeth_unregister_dbf_views();
  4492. return ret;
  4493. }
  4494. /* set a passing level */
  4495. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  4496. }
  4497. return 0;
  4498. }
  4499. int qeth_core_load_discipline(struct qeth_card *card,
  4500. enum qeth_discipline_id discipline)
  4501. {
  4502. int rc = 0;
  4503. mutex_lock(&qeth_mod_mutex);
  4504. switch (discipline) {
  4505. case QETH_DISCIPLINE_LAYER3:
  4506. card->discipline = try_then_request_module(
  4507. symbol_get(qeth_l3_discipline), "qeth_l3");
  4508. break;
  4509. case QETH_DISCIPLINE_LAYER2:
  4510. card->discipline = try_then_request_module(
  4511. symbol_get(qeth_l2_discipline), "qeth_l2");
  4512. break;
  4513. }
  4514. if (!card->discipline) {
  4515. dev_err(&card->gdev->dev, "There is no kernel module to "
  4516. "support discipline %d\n", discipline);
  4517. rc = -EINVAL;
  4518. }
  4519. mutex_unlock(&qeth_mod_mutex);
  4520. return rc;
  4521. }
  4522. void qeth_core_free_discipline(struct qeth_card *card)
  4523. {
  4524. if (card->options.layer2)
  4525. symbol_put(qeth_l2_discipline);
  4526. else
  4527. symbol_put(qeth_l3_discipline);
  4528. card->discipline = NULL;
  4529. }
  4530. static const struct device_type qeth_generic_devtype = {
  4531. .name = "qeth_generic",
  4532. .groups = qeth_generic_attr_groups,
  4533. };
  4534. static const struct device_type qeth_osn_devtype = {
  4535. .name = "qeth_osn",
  4536. .groups = qeth_osn_attr_groups,
  4537. };
  4538. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  4539. {
  4540. struct qeth_card *card;
  4541. struct device *dev;
  4542. int rc;
  4543. unsigned long flags;
  4544. char dbf_name[20];
  4545. QETH_DBF_TEXT(SETUP, 2, "probedev");
  4546. dev = &gdev->dev;
  4547. if (!get_device(dev))
  4548. return -ENODEV;
  4549. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  4550. card = qeth_alloc_card();
  4551. if (!card) {
  4552. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  4553. rc = -ENOMEM;
  4554. goto err_dev;
  4555. }
  4556. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  4557. dev_name(&gdev->dev));
  4558. card->debug = debug_register(dbf_name, 2, 1, 8);
  4559. if (!card->debug) {
  4560. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  4561. rc = -ENOMEM;
  4562. goto err_card;
  4563. }
  4564. debug_register_view(card->debug, &debug_hex_ascii_view);
  4565. card->read.ccwdev = gdev->cdev[0];
  4566. card->write.ccwdev = gdev->cdev[1];
  4567. card->data.ccwdev = gdev->cdev[2];
  4568. dev_set_drvdata(&gdev->dev, card);
  4569. card->gdev = gdev;
  4570. gdev->cdev[0]->handler = qeth_irq;
  4571. gdev->cdev[1]->handler = qeth_irq;
  4572. gdev->cdev[2]->handler = qeth_irq;
  4573. rc = qeth_determine_card_type(card);
  4574. if (rc) {
  4575. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4576. goto err_dbf;
  4577. }
  4578. rc = qeth_setup_card(card);
  4579. if (rc) {
  4580. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  4581. goto err_dbf;
  4582. }
  4583. if (card->info.type == QETH_CARD_TYPE_OSN)
  4584. gdev->dev.type = &qeth_osn_devtype;
  4585. else
  4586. gdev->dev.type = &qeth_generic_devtype;
  4587. switch (card->info.type) {
  4588. case QETH_CARD_TYPE_OSN:
  4589. case QETH_CARD_TYPE_OSM:
  4590. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  4591. if (rc)
  4592. goto err_dbf;
  4593. rc = card->discipline->setup(card->gdev);
  4594. if (rc)
  4595. goto err_disc;
  4596. case QETH_CARD_TYPE_OSD:
  4597. case QETH_CARD_TYPE_OSX:
  4598. default:
  4599. break;
  4600. }
  4601. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4602. list_add_tail(&card->list, &qeth_core_card_list.list);
  4603. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4604. qeth_determine_capabilities(card);
  4605. return 0;
  4606. err_disc:
  4607. qeth_core_free_discipline(card);
  4608. err_dbf:
  4609. debug_unregister(card->debug);
  4610. err_card:
  4611. qeth_core_free_card(card);
  4612. err_dev:
  4613. put_device(dev);
  4614. return rc;
  4615. }
  4616. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4617. {
  4618. unsigned long flags;
  4619. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4620. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4621. if (card->discipline) {
  4622. card->discipline->remove(gdev);
  4623. qeth_core_free_discipline(card);
  4624. }
  4625. debug_unregister(card->debug);
  4626. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4627. list_del(&card->list);
  4628. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4629. qeth_core_free_card(card);
  4630. dev_set_drvdata(&gdev->dev, NULL);
  4631. put_device(&gdev->dev);
  4632. return;
  4633. }
  4634. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4635. {
  4636. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4637. int rc = 0;
  4638. int def_discipline;
  4639. if (!card->discipline) {
  4640. if (card->info.type == QETH_CARD_TYPE_IQD)
  4641. def_discipline = QETH_DISCIPLINE_LAYER3;
  4642. else
  4643. def_discipline = QETH_DISCIPLINE_LAYER2;
  4644. rc = qeth_core_load_discipline(card, def_discipline);
  4645. if (rc)
  4646. goto err;
  4647. rc = card->discipline->setup(card->gdev);
  4648. if (rc)
  4649. goto err;
  4650. }
  4651. rc = card->discipline->set_online(gdev);
  4652. err:
  4653. return rc;
  4654. }
  4655. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4656. {
  4657. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4658. return card->discipline->set_offline(gdev);
  4659. }
  4660. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4661. {
  4662. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4663. if (card->discipline && card->discipline->shutdown)
  4664. card->discipline->shutdown(gdev);
  4665. }
  4666. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4667. {
  4668. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4669. if (card->discipline && card->discipline->prepare)
  4670. return card->discipline->prepare(gdev);
  4671. return 0;
  4672. }
  4673. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4674. {
  4675. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4676. if (card->discipline && card->discipline->complete)
  4677. card->discipline->complete(gdev);
  4678. }
  4679. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4680. {
  4681. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4682. if (card->discipline && card->discipline->freeze)
  4683. return card->discipline->freeze(gdev);
  4684. return 0;
  4685. }
  4686. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4687. {
  4688. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4689. if (card->discipline && card->discipline->thaw)
  4690. return card->discipline->thaw(gdev);
  4691. return 0;
  4692. }
  4693. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4694. {
  4695. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4696. if (card->discipline && card->discipline->restore)
  4697. return card->discipline->restore(gdev);
  4698. return 0;
  4699. }
  4700. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4701. .driver = {
  4702. .owner = THIS_MODULE,
  4703. .name = "qeth",
  4704. },
  4705. .setup = qeth_core_probe_device,
  4706. .remove = qeth_core_remove_device,
  4707. .set_online = qeth_core_set_online,
  4708. .set_offline = qeth_core_set_offline,
  4709. .shutdown = qeth_core_shutdown,
  4710. .prepare = qeth_core_prepare,
  4711. .complete = qeth_core_complete,
  4712. .freeze = qeth_core_freeze,
  4713. .thaw = qeth_core_thaw,
  4714. .restore = qeth_core_restore,
  4715. };
  4716. static ssize_t qeth_core_driver_group_store(struct device_driver *ddrv,
  4717. const char *buf, size_t count)
  4718. {
  4719. int err;
  4720. err = ccwgroup_create_dev(qeth_core_root_dev,
  4721. &qeth_core_ccwgroup_driver, 3, buf);
  4722. return err ? err : count;
  4723. }
  4724. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4725. static struct attribute *qeth_drv_attrs[] = {
  4726. &driver_attr_group.attr,
  4727. NULL,
  4728. };
  4729. static struct attribute_group qeth_drv_attr_group = {
  4730. .attrs = qeth_drv_attrs,
  4731. };
  4732. static const struct attribute_group *qeth_drv_attr_groups[] = {
  4733. &qeth_drv_attr_group,
  4734. NULL,
  4735. };
  4736. static struct {
  4737. const char str[ETH_GSTRING_LEN];
  4738. } qeth_ethtool_stats_keys[] = {
  4739. /* 0 */{"rx skbs"},
  4740. {"rx buffers"},
  4741. {"tx skbs"},
  4742. {"tx buffers"},
  4743. {"tx skbs no packing"},
  4744. {"tx buffers no packing"},
  4745. {"tx skbs packing"},
  4746. {"tx buffers packing"},
  4747. {"tx sg skbs"},
  4748. {"tx sg frags"},
  4749. /* 10 */{"rx sg skbs"},
  4750. {"rx sg frags"},
  4751. {"rx sg page allocs"},
  4752. {"tx large kbytes"},
  4753. {"tx large count"},
  4754. {"tx pk state ch n->p"},
  4755. {"tx pk state ch p->n"},
  4756. {"tx pk watermark low"},
  4757. {"tx pk watermark high"},
  4758. {"queue 0 buffer usage"},
  4759. /* 20 */{"queue 1 buffer usage"},
  4760. {"queue 2 buffer usage"},
  4761. {"queue 3 buffer usage"},
  4762. {"rx poll time"},
  4763. {"rx poll count"},
  4764. {"rx do_QDIO time"},
  4765. {"rx do_QDIO count"},
  4766. {"tx handler time"},
  4767. {"tx handler count"},
  4768. {"tx time"},
  4769. /* 30 */{"tx count"},
  4770. {"tx do_QDIO time"},
  4771. {"tx do_QDIO count"},
  4772. {"tx csum"},
  4773. {"tx lin"},
  4774. {"cq handler count"},
  4775. {"cq handler time"}
  4776. };
  4777. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4778. {
  4779. switch (stringset) {
  4780. case ETH_SS_STATS:
  4781. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4782. default:
  4783. return -EINVAL;
  4784. }
  4785. }
  4786. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4787. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4788. struct ethtool_stats *stats, u64 *data)
  4789. {
  4790. struct qeth_card *card = dev->ml_priv;
  4791. data[0] = card->stats.rx_packets -
  4792. card->perf_stats.initial_rx_packets;
  4793. data[1] = card->perf_stats.bufs_rec;
  4794. data[2] = card->stats.tx_packets -
  4795. card->perf_stats.initial_tx_packets;
  4796. data[3] = card->perf_stats.bufs_sent;
  4797. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4798. - card->perf_stats.skbs_sent_pack;
  4799. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4800. data[6] = card->perf_stats.skbs_sent_pack;
  4801. data[7] = card->perf_stats.bufs_sent_pack;
  4802. data[8] = card->perf_stats.sg_skbs_sent;
  4803. data[9] = card->perf_stats.sg_frags_sent;
  4804. data[10] = card->perf_stats.sg_skbs_rx;
  4805. data[11] = card->perf_stats.sg_frags_rx;
  4806. data[12] = card->perf_stats.sg_alloc_page_rx;
  4807. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4808. data[14] = card->perf_stats.large_send_cnt;
  4809. data[15] = card->perf_stats.sc_dp_p;
  4810. data[16] = card->perf_stats.sc_p_dp;
  4811. data[17] = QETH_LOW_WATERMARK_PACK;
  4812. data[18] = QETH_HIGH_WATERMARK_PACK;
  4813. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4814. data[20] = (card->qdio.no_out_queues > 1) ?
  4815. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4816. data[21] = (card->qdio.no_out_queues > 2) ?
  4817. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4818. data[22] = (card->qdio.no_out_queues > 3) ?
  4819. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4820. data[23] = card->perf_stats.inbound_time;
  4821. data[24] = card->perf_stats.inbound_cnt;
  4822. data[25] = card->perf_stats.inbound_do_qdio_time;
  4823. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4824. data[27] = card->perf_stats.outbound_handler_time;
  4825. data[28] = card->perf_stats.outbound_handler_cnt;
  4826. data[29] = card->perf_stats.outbound_time;
  4827. data[30] = card->perf_stats.outbound_cnt;
  4828. data[31] = card->perf_stats.outbound_do_qdio_time;
  4829. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4830. data[33] = card->perf_stats.tx_csum;
  4831. data[34] = card->perf_stats.tx_lin;
  4832. data[35] = card->perf_stats.cq_cnt;
  4833. data[36] = card->perf_stats.cq_time;
  4834. }
  4835. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4836. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4837. {
  4838. switch (stringset) {
  4839. case ETH_SS_STATS:
  4840. memcpy(data, &qeth_ethtool_stats_keys,
  4841. sizeof(qeth_ethtool_stats_keys));
  4842. break;
  4843. default:
  4844. WARN_ON(1);
  4845. break;
  4846. }
  4847. }
  4848. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4849. void qeth_core_get_drvinfo(struct net_device *dev,
  4850. struct ethtool_drvinfo *info)
  4851. {
  4852. struct qeth_card *card = dev->ml_priv;
  4853. if (card->options.layer2)
  4854. strcpy(info->driver, "qeth_l2");
  4855. else
  4856. strcpy(info->driver, "qeth_l3");
  4857. strcpy(info->version, "1.0");
  4858. strcpy(info->fw_version, card->info.mcl_level);
  4859. sprintf(info->bus_info, "%s/%s/%s",
  4860. CARD_RDEV_ID(card),
  4861. CARD_WDEV_ID(card),
  4862. CARD_DDEV_ID(card));
  4863. }
  4864. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4865. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4866. struct ethtool_cmd *ecmd)
  4867. {
  4868. struct qeth_card *card = netdev->ml_priv;
  4869. enum qeth_link_types link_type;
  4870. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4871. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4872. else
  4873. link_type = card->info.link_type;
  4874. ecmd->transceiver = XCVR_INTERNAL;
  4875. ecmd->supported = SUPPORTED_Autoneg;
  4876. ecmd->advertising = ADVERTISED_Autoneg;
  4877. ecmd->duplex = DUPLEX_FULL;
  4878. ecmd->autoneg = AUTONEG_ENABLE;
  4879. switch (link_type) {
  4880. case QETH_LINK_TYPE_FAST_ETH:
  4881. case QETH_LINK_TYPE_LANE_ETH100:
  4882. ecmd->supported |= SUPPORTED_10baseT_Half |
  4883. SUPPORTED_10baseT_Full |
  4884. SUPPORTED_100baseT_Half |
  4885. SUPPORTED_100baseT_Full |
  4886. SUPPORTED_TP;
  4887. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4888. ADVERTISED_10baseT_Full |
  4889. ADVERTISED_100baseT_Half |
  4890. ADVERTISED_100baseT_Full |
  4891. ADVERTISED_TP;
  4892. ecmd->speed = SPEED_100;
  4893. ecmd->port = PORT_TP;
  4894. break;
  4895. case QETH_LINK_TYPE_GBIT_ETH:
  4896. case QETH_LINK_TYPE_LANE_ETH1000:
  4897. ecmd->supported |= SUPPORTED_10baseT_Half |
  4898. SUPPORTED_10baseT_Full |
  4899. SUPPORTED_100baseT_Half |
  4900. SUPPORTED_100baseT_Full |
  4901. SUPPORTED_1000baseT_Half |
  4902. SUPPORTED_1000baseT_Full |
  4903. SUPPORTED_FIBRE;
  4904. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4905. ADVERTISED_10baseT_Full |
  4906. ADVERTISED_100baseT_Half |
  4907. ADVERTISED_100baseT_Full |
  4908. ADVERTISED_1000baseT_Half |
  4909. ADVERTISED_1000baseT_Full |
  4910. ADVERTISED_FIBRE;
  4911. ecmd->speed = SPEED_1000;
  4912. ecmd->port = PORT_FIBRE;
  4913. break;
  4914. case QETH_LINK_TYPE_10GBIT_ETH:
  4915. ecmd->supported |= SUPPORTED_10baseT_Half |
  4916. SUPPORTED_10baseT_Full |
  4917. SUPPORTED_100baseT_Half |
  4918. SUPPORTED_100baseT_Full |
  4919. SUPPORTED_1000baseT_Half |
  4920. SUPPORTED_1000baseT_Full |
  4921. SUPPORTED_10000baseT_Full |
  4922. SUPPORTED_FIBRE;
  4923. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4924. ADVERTISED_10baseT_Full |
  4925. ADVERTISED_100baseT_Half |
  4926. ADVERTISED_100baseT_Full |
  4927. ADVERTISED_1000baseT_Half |
  4928. ADVERTISED_1000baseT_Full |
  4929. ADVERTISED_10000baseT_Full |
  4930. ADVERTISED_FIBRE;
  4931. ecmd->speed = SPEED_10000;
  4932. ecmd->port = PORT_FIBRE;
  4933. break;
  4934. default:
  4935. ecmd->supported |= SUPPORTED_10baseT_Half |
  4936. SUPPORTED_10baseT_Full |
  4937. SUPPORTED_TP;
  4938. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4939. ADVERTISED_10baseT_Full |
  4940. ADVERTISED_TP;
  4941. ecmd->speed = SPEED_10;
  4942. ecmd->port = PORT_TP;
  4943. }
  4944. return 0;
  4945. }
  4946. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4947. static int __init qeth_core_init(void)
  4948. {
  4949. int rc;
  4950. pr_info("loading core functions\n");
  4951. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4952. rwlock_init(&qeth_core_card_list.rwlock);
  4953. mutex_init(&qeth_mod_mutex);
  4954. rc = qeth_register_dbf_views();
  4955. if (rc)
  4956. goto out_err;
  4957. qeth_core_root_dev = root_device_register("qeth");
  4958. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4959. if (rc)
  4960. goto register_err;
  4961. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4962. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4963. if (!qeth_core_header_cache) {
  4964. rc = -ENOMEM;
  4965. goto slab_err;
  4966. }
  4967. qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
  4968. sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
  4969. if (!qeth_qdio_outbuf_cache) {
  4970. rc = -ENOMEM;
  4971. goto cqslab_err;
  4972. }
  4973. rc = ccw_driver_register(&qeth_ccw_driver);
  4974. if (rc)
  4975. goto ccw_err;
  4976. qeth_core_ccwgroup_driver.driver.groups = qeth_drv_attr_groups;
  4977. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4978. if (rc)
  4979. goto ccwgroup_err;
  4980. return 0;
  4981. ccwgroup_err:
  4982. ccw_driver_unregister(&qeth_ccw_driver);
  4983. ccw_err:
  4984. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  4985. cqslab_err:
  4986. kmem_cache_destroy(qeth_core_header_cache);
  4987. slab_err:
  4988. root_device_unregister(qeth_core_root_dev);
  4989. register_err:
  4990. qeth_unregister_dbf_views();
  4991. out_err:
  4992. pr_err("Initializing the qeth device driver failed\n");
  4993. return rc;
  4994. }
  4995. static void __exit qeth_core_exit(void)
  4996. {
  4997. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4998. ccw_driver_unregister(&qeth_ccw_driver);
  4999. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  5000. kmem_cache_destroy(qeth_core_header_cache);
  5001. root_device_unregister(qeth_core_root_dev);
  5002. qeth_unregister_dbf_views();
  5003. pr_info("core functions removed\n");
  5004. }
  5005. module_init(qeth_core_init);
  5006. module_exit(qeth_core_exit);
  5007. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  5008. MODULE_DESCRIPTION("qeth core functions");
  5009. MODULE_LICENSE("GPL");