mpc8540_ads.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. /*
  2. * arch/ppc/platforms/85xx/mpc8540_ads.c
  3. *
  4. * MPC8540ADS board specific routines
  5. *
  6. * Maintainer: Kumar Gala <kumar.gala@freescale.com>
  7. *
  8. * Copyright 2004 Freescale Semiconductor Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. */
  15. #include <linux/config.h>
  16. #include <linux/stddef.h>
  17. #include <linux/kernel.h>
  18. #include <linux/init.h>
  19. #include <linux/errno.h>
  20. #include <linux/reboot.h>
  21. #include <linux/pci.h>
  22. #include <linux/kdev_t.h>
  23. #include <linux/major.h>
  24. #include <linux/console.h>
  25. #include <linux/delay.h>
  26. #include <linux/irq.h>
  27. #include <linux/seq_file.h>
  28. #include <linux/root_dev.h>
  29. #include <linux/serial.h>
  30. #include <linux/tty.h> /* for linux/serial_core.h */
  31. #include <linux/serial_core.h>
  32. #include <linux/initrd.h>
  33. #include <linux/module.h>
  34. #include <linux/fsl_devices.h>
  35. #include <asm/system.h>
  36. #include <asm/pgtable.h>
  37. #include <asm/page.h>
  38. #include <asm/atomic.h>
  39. #include <asm/time.h>
  40. #include <asm/io.h>
  41. #include <asm/machdep.h>
  42. #include <asm/prom.h>
  43. #include <asm/open_pic.h>
  44. #include <asm/bootinfo.h>
  45. #include <asm/pci-bridge.h>
  46. #include <asm/mpc85xx.h>
  47. #include <asm/irq.h>
  48. #include <asm/immap_85xx.h>
  49. #include <asm/kgdb.h>
  50. #include <asm/ppc_sys.h>
  51. #include <mm/mmu_decl.h>
  52. #include <syslib/ppc85xx_setup.h>
  53. /* ************************************************************************
  54. *
  55. * Setup the architecture
  56. *
  57. */
  58. static void __init
  59. mpc8540ads_setup_arch(void)
  60. {
  61. bd_t *binfo = (bd_t *) __res;
  62. unsigned int freq;
  63. struct gianfar_platform_data *pdata;
  64. /* get the core frequency */
  65. freq = binfo->bi_intfreq;
  66. if (ppc_md.progress)
  67. ppc_md.progress("mpc8540ads_setup_arch()", 0);
  68. /* Set loops_per_jiffy to a half-way reasonable value,
  69. for use until calibrate_delay gets called. */
  70. loops_per_jiffy = freq / HZ;
  71. #ifdef CONFIG_PCI
  72. /* setup PCI host bridges */
  73. mpc85xx_setup_hose();
  74. #endif
  75. #ifdef CONFIG_SERIAL_8250
  76. mpc85xx_early_serial_map();
  77. #endif
  78. #ifdef CONFIG_SERIAL_TEXT_DEBUG
  79. /* Invalidate the entry we stole earlier the serial ports
  80. * should be properly mapped */
  81. invalidate_tlbcam_entry(NUM_TLBCAMS - 1);
  82. #endif
  83. /* setup the board related information for the enet controllers */
  84. pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_TSEC1);
  85. pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
  86. pdata->interruptPHY = MPC85xx_IRQ_EXT5;
  87. pdata->phyid = 0;
  88. /* fixup phy address */
  89. pdata->phy_reg_addr += binfo->bi_immr_base;
  90. memcpy(pdata->mac_addr, binfo->bi_enetaddr, 6);
  91. pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_TSEC2);
  92. pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
  93. pdata->interruptPHY = MPC85xx_IRQ_EXT5;
  94. pdata->phyid = 1;
  95. /* fixup phy address */
  96. pdata->phy_reg_addr += binfo->bi_immr_base;
  97. memcpy(pdata->mac_addr, binfo->bi_enet1addr, 6);
  98. pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_FEC);
  99. pdata->board_flags = 0;
  100. pdata->interruptPHY = MPC85xx_IRQ_EXT5;
  101. pdata->phyid = 3;
  102. /* fixup phy address */
  103. pdata->phy_reg_addr += binfo->bi_immr_base;
  104. memcpy(pdata->mac_addr, binfo->bi_enet2addr, 6);
  105. #ifdef CONFIG_BLK_DEV_INITRD
  106. if (initrd_start)
  107. ROOT_DEV = Root_RAM0;
  108. else
  109. #endif
  110. #ifdef CONFIG_ROOT_NFS
  111. ROOT_DEV = Root_NFS;
  112. #else
  113. ROOT_DEV = Root_HDA1;
  114. #endif
  115. }
  116. /* ************************************************************************ */
  117. void __init
  118. platform_init(unsigned long r3, unsigned long r4, unsigned long r5,
  119. unsigned long r6, unsigned long r7)
  120. {
  121. /* parse_bootinfo must always be called first */
  122. parse_bootinfo(find_bootinfo());
  123. /*
  124. * If we were passed in a board information, copy it into the
  125. * residual data area.
  126. */
  127. if (r3) {
  128. memcpy((void *) __res, (void *) (r3 + KERNELBASE),
  129. sizeof (bd_t));
  130. }
  131. #ifdef CONFIG_SERIAL_TEXT_DEBUG
  132. {
  133. bd_t *binfo = (bd_t *) __res;
  134. struct uart_port p;
  135. /* Use the last TLB entry to map CCSRBAR to allow access to DUART regs */
  136. settlbcam(NUM_TLBCAMS - 1, binfo->bi_immr_base,
  137. binfo->bi_immr_base, MPC85xx_CCSRBAR_SIZE, _PAGE_IO, 0);
  138. memset(&p, 0, sizeof (p));
  139. p.iotype = SERIAL_IO_MEM;
  140. p.membase = (void *) binfo->bi_immr_base + MPC85xx_UART0_OFFSET;
  141. p.uartclk = binfo->bi_busfreq;
  142. gen550_init(0, &p);
  143. memset(&p, 0, sizeof (p));
  144. p.iotype = SERIAL_IO_MEM;
  145. p.membase = (void *) binfo->bi_immr_base + MPC85xx_UART1_OFFSET;
  146. p.uartclk = binfo->bi_busfreq;
  147. gen550_init(1, &p);
  148. }
  149. #endif
  150. #if defined(CONFIG_BLK_DEV_INITRD)
  151. /*
  152. * If the init RAM disk has been configured in, and there's a valid
  153. * starting address for it, set it up.
  154. */
  155. if (r4) {
  156. initrd_start = r4 + KERNELBASE;
  157. initrd_end = r5 + KERNELBASE;
  158. }
  159. #endif /* CONFIG_BLK_DEV_INITRD */
  160. /* Copy the kernel command line arguments to a safe place. */
  161. if (r6) {
  162. *(char *) (r7 + KERNELBASE) = 0;
  163. strcpy(cmd_line, (char *) (r6 + KERNELBASE));
  164. }
  165. identify_ppc_sys_by_id(mfspr(SPRN_SVR));
  166. /* setup the PowerPC module struct */
  167. ppc_md.setup_arch = mpc8540ads_setup_arch;
  168. ppc_md.show_cpuinfo = mpc85xx_ads_show_cpuinfo;
  169. ppc_md.init_IRQ = mpc85xx_ads_init_IRQ;
  170. ppc_md.get_irq = openpic_get_irq;
  171. ppc_md.restart = mpc85xx_restart;
  172. ppc_md.power_off = mpc85xx_power_off;
  173. ppc_md.halt = mpc85xx_halt;
  174. ppc_md.find_end_of_memory = mpc85xx_find_end_of_memory;
  175. ppc_md.time_init = NULL;
  176. ppc_md.set_rtc_time = NULL;
  177. ppc_md.get_rtc_time = NULL;
  178. ppc_md.calibrate_decr = mpc85xx_calibrate_decr;
  179. #if defined(CONFIG_SERIAL_8250) && defined(CONFIG_SERIAL_TEXT_DEBUG)
  180. ppc_md.progress = gen550_progress;
  181. #endif /* CONFIG_SERIAL_8250 && CONFIG_SERIAL_TEXT_DEBUG */
  182. #if defined(CONFIG_SERIAL_8250) && defined(CONFIG_KGDB)
  183. ppc_md.early_serial_map = mpc85xx_early_serial_map;
  184. #endif /* CONFIG_SERIAL_8250 && CONFIG_KGDB */
  185. if (ppc_md.progress)
  186. ppc_md.progress("mpc8540ads_init(): exit", 0);
  187. return;
  188. }