cx23885-cards.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053
  1. /*
  2. * Driver for the Conexant CX23885 PCIe bridge
  3. *
  4. * Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  20. */
  21. #include <linux/init.h>
  22. #include <linux/module.h>
  23. #include <linux/pci.h>
  24. #include <linux/delay.h>
  25. #include <media/cx25840.h>
  26. #include "cx23885.h"
  27. #include "tuner-xc2028.h"
  28. #include "netup-init.h"
  29. #include "cx23888-ir.h"
  30. /* ------------------------------------------------------------------ */
  31. /* board config info */
  32. struct cx23885_board cx23885_boards[] = {
  33. [CX23885_BOARD_UNKNOWN] = {
  34. .name = "UNKNOWN/GENERIC",
  35. /* Ensure safe default for unknown boards */
  36. .clk_freq = 0,
  37. .input = {{
  38. .type = CX23885_VMUX_COMPOSITE1,
  39. .vmux = 0,
  40. }, {
  41. .type = CX23885_VMUX_COMPOSITE2,
  42. .vmux = 1,
  43. }, {
  44. .type = CX23885_VMUX_COMPOSITE3,
  45. .vmux = 2,
  46. }, {
  47. .type = CX23885_VMUX_COMPOSITE4,
  48. .vmux = 3,
  49. } },
  50. },
  51. [CX23885_BOARD_HAUPPAUGE_HVR1800lp] = {
  52. .name = "Hauppauge WinTV-HVR1800lp",
  53. .portc = CX23885_MPEG_DVB,
  54. .input = {{
  55. .type = CX23885_VMUX_TELEVISION,
  56. .vmux = 0,
  57. .gpio0 = 0xff00,
  58. }, {
  59. .type = CX23885_VMUX_DEBUG,
  60. .vmux = 0,
  61. .gpio0 = 0xff01,
  62. }, {
  63. .type = CX23885_VMUX_COMPOSITE1,
  64. .vmux = 1,
  65. .gpio0 = 0xff02,
  66. }, {
  67. .type = CX23885_VMUX_SVIDEO,
  68. .vmux = 2,
  69. .gpio0 = 0xff02,
  70. } },
  71. },
  72. [CX23885_BOARD_HAUPPAUGE_HVR1800] = {
  73. .name = "Hauppauge WinTV-HVR1800",
  74. .porta = CX23885_ANALOG_VIDEO,
  75. .portb = CX23885_MPEG_ENCODER,
  76. .portc = CX23885_MPEG_DVB,
  77. .tuner_type = TUNER_PHILIPS_TDA8290,
  78. .tuner_addr = 0x42, /* 0x84 >> 1 */
  79. .input = {{
  80. .type = CX23885_VMUX_TELEVISION,
  81. .vmux = CX25840_VIN7_CH3 |
  82. CX25840_VIN5_CH2 |
  83. CX25840_VIN2_CH1,
  84. .gpio0 = 0,
  85. }, {
  86. .type = CX23885_VMUX_COMPOSITE1,
  87. .vmux = CX25840_VIN7_CH3 |
  88. CX25840_VIN4_CH2 |
  89. CX25840_VIN6_CH1,
  90. .gpio0 = 0,
  91. }, {
  92. .type = CX23885_VMUX_SVIDEO,
  93. .vmux = CX25840_VIN7_CH3 |
  94. CX25840_VIN4_CH2 |
  95. CX25840_VIN8_CH1 |
  96. CX25840_SVIDEO_ON,
  97. .gpio0 = 0,
  98. } },
  99. },
  100. [CX23885_BOARD_HAUPPAUGE_HVR1250] = {
  101. .name = "Hauppauge WinTV-HVR1250",
  102. .portc = CX23885_MPEG_DVB,
  103. .input = {{
  104. .type = CX23885_VMUX_TELEVISION,
  105. .vmux = 0,
  106. .gpio0 = 0xff00,
  107. }, {
  108. .type = CX23885_VMUX_DEBUG,
  109. .vmux = 0,
  110. .gpio0 = 0xff01,
  111. }, {
  112. .type = CX23885_VMUX_COMPOSITE1,
  113. .vmux = 1,
  114. .gpio0 = 0xff02,
  115. }, {
  116. .type = CX23885_VMUX_SVIDEO,
  117. .vmux = 2,
  118. .gpio0 = 0xff02,
  119. } },
  120. },
  121. [CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP] = {
  122. .name = "DViCO FusionHDTV5 Express",
  123. .portb = CX23885_MPEG_DVB,
  124. },
  125. [CX23885_BOARD_HAUPPAUGE_HVR1500Q] = {
  126. .name = "Hauppauge WinTV-HVR1500Q",
  127. .portc = CX23885_MPEG_DVB,
  128. },
  129. [CX23885_BOARD_HAUPPAUGE_HVR1500] = {
  130. .name = "Hauppauge WinTV-HVR1500",
  131. .portc = CX23885_MPEG_DVB,
  132. },
  133. [CX23885_BOARD_HAUPPAUGE_HVR1200] = {
  134. .name = "Hauppauge WinTV-HVR1200",
  135. .portc = CX23885_MPEG_DVB,
  136. },
  137. [CX23885_BOARD_HAUPPAUGE_HVR1700] = {
  138. .name = "Hauppauge WinTV-HVR1700",
  139. .portc = CX23885_MPEG_DVB,
  140. },
  141. [CX23885_BOARD_HAUPPAUGE_HVR1400] = {
  142. .name = "Hauppauge WinTV-HVR1400",
  143. .portc = CX23885_MPEG_DVB,
  144. },
  145. [CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP] = {
  146. .name = "DViCO FusionHDTV7 Dual Express",
  147. .portb = CX23885_MPEG_DVB,
  148. .portc = CX23885_MPEG_DVB,
  149. },
  150. [CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP] = {
  151. .name = "DViCO FusionHDTV DVB-T Dual Express",
  152. .portb = CX23885_MPEG_DVB,
  153. .portc = CX23885_MPEG_DVB,
  154. },
  155. [CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H] = {
  156. .name = "Leadtek Winfast PxDVR3200 H",
  157. .portc = CX23885_MPEG_DVB,
  158. },
  159. [CX23885_BOARD_COMPRO_VIDEOMATE_E650F] = {
  160. .name = "Compro VideoMate E650F",
  161. .portc = CX23885_MPEG_DVB,
  162. },
  163. [CX23885_BOARD_TBS_6920] = {
  164. .name = "TurboSight TBS 6920",
  165. .portb = CX23885_MPEG_DVB,
  166. },
  167. [CX23885_BOARD_TEVII_S470] = {
  168. .name = "TeVii S470",
  169. .portb = CX23885_MPEG_DVB,
  170. },
  171. [CX23885_BOARD_DVBWORLD_2005] = {
  172. .name = "DVBWorld DVB-S2 2005",
  173. .portb = CX23885_MPEG_DVB,
  174. },
  175. [CX23885_BOARD_NETUP_DUAL_DVBS2_CI] = {
  176. .cimax = 1,
  177. .name = "NetUP Dual DVB-S2 CI",
  178. .portb = CX23885_MPEG_DVB,
  179. .portc = CX23885_MPEG_DVB,
  180. },
  181. [CX23885_BOARD_HAUPPAUGE_HVR1270] = {
  182. .name = "Hauppauge WinTV-HVR1270",
  183. .portc = CX23885_MPEG_DVB,
  184. },
  185. [CX23885_BOARD_HAUPPAUGE_HVR1275] = {
  186. .name = "Hauppauge WinTV-HVR1275",
  187. .portc = CX23885_MPEG_DVB,
  188. },
  189. [CX23885_BOARD_HAUPPAUGE_HVR1255] = {
  190. .name = "Hauppauge WinTV-HVR1255",
  191. .portc = CX23885_MPEG_DVB,
  192. },
  193. [CX23885_BOARD_HAUPPAUGE_HVR1210] = {
  194. .name = "Hauppauge WinTV-HVR1210",
  195. .portc = CX23885_MPEG_DVB,
  196. },
  197. [CX23885_BOARD_MYGICA_X8506] = {
  198. .name = "Mygica X8506 DMB-TH",
  199. .tuner_type = TUNER_XC5000,
  200. .tuner_addr = 0x61,
  201. .porta = CX23885_ANALOG_VIDEO,
  202. .portb = CX23885_MPEG_DVB,
  203. .input = {
  204. {
  205. .type = CX23885_VMUX_TELEVISION,
  206. .vmux = CX25840_COMPOSITE2,
  207. },
  208. {
  209. .type = CX23885_VMUX_COMPOSITE1,
  210. .vmux = CX25840_COMPOSITE8,
  211. },
  212. {
  213. .type = CX23885_VMUX_SVIDEO,
  214. .vmux = CX25840_SVIDEO_LUMA3 |
  215. CX25840_SVIDEO_CHROMA4,
  216. },
  217. {
  218. .type = CX23885_VMUX_COMPONENT,
  219. .vmux = CX25840_COMPONENT_ON |
  220. CX25840_VIN1_CH1 |
  221. CX25840_VIN6_CH2 |
  222. CX25840_VIN7_CH3,
  223. },
  224. },
  225. },
  226. [CX23885_BOARD_MAGICPRO_PROHDTVE2] = {
  227. .name = "Magic-Pro ProHDTV Extreme 2",
  228. .tuner_type = TUNER_XC5000,
  229. .tuner_addr = 0x61,
  230. .porta = CX23885_ANALOG_VIDEO,
  231. .portb = CX23885_MPEG_DVB,
  232. .input = {
  233. {
  234. .type = CX23885_VMUX_TELEVISION,
  235. .vmux = CX25840_COMPOSITE2,
  236. },
  237. {
  238. .type = CX23885_VMUX_COMPOSITE1,
  239. .vmux = CX25840_COMPOSITE8,
  240. },
  241. {
  242. .type = CX23885_VMUX_SVIDEO,
  243. .vmux = CX25840_SVIDEO_LUMA3 |
  244. CX25840_SVIDEO_CHROMA4,
  245. },
  246. {
  247. .type = CX23885_VMUX_COMPONENT,
  248. .vmux = CX25840_COMPONENT_ON |
  249. CX25840_VIN1_CH1 |
  250. CX25840_VIN6_CH2 |
  251. CX25840_VIN7_CH3,
  252. },
  253. },
  254. },
  255. [CX23885_BOARD_HAUPPAUGE_HVR1850] = {
  256. .name = "Hauppauge WinTV-HVR1850",
  257. .portb = CX23885_MPEG_ENCODER,
  258. .portc = CX23885_MPEG_DVB,
  259. },
  260. [CX23885_BOARD_COMPRO_VIDEOMATE_E800] = {
  261. .name = "Compro VideoMate E800",
  262. .portc = CX23885_MPEG_DVB,
  263. },
  264. [CX23885_BOARD_HAUPPAUGE_HVR1290] = {
  265. .name = "Hauppauge WinTV-HVR1290",
  266. .portc = CX23885_MPEG_DVB,
  267. },
  268. };
  269. const unsigned int cx23885_bcount = ARRAY_SIZE(cx23885_boards);
  270. /* ------------------------------------------------------------------ */
  271. /* PCI subsystem IDs */
  272. struct cx23885_subid cx23885_subids[] = {
  273. {
  274. .subvendor = 0x0070,
  275. .subdevice = 0x3400,
  276. .card = CX23885_BOARD_UNKNOWN,
  277. }, {
  278. .subvendor = 0x0070,
  279. .subdevice = 0x7600,
  280. .card = CX23885_BOARD_HAUPPAUGE_HVR1800lp,
  281. }, {
  282. .subvendor = 0x0070,
  283. .subdevice = 0x7800,
  284. .card = CX23885_BOARD_HAUPPAUGE_HVR1800,
  285. }, {
  286. .subvendor = 0x0070,
  287. .subdevice = 0x7801,
  288. .card = CX23885_BOARD_HAUPPAUGE_HVR1800,
  289. }, {
  290. .subvendor = 0x0070,
  291. .subdevice = 0x7809,
  292. .card = CX23885_BOARD_HAUPPAUGE_HVR1800,
  293. }, {
  294. .subvendor = 0x0070,
  295. .subdevice = 0x7911,
  296. .card = CX23885_BOARD_HAUPPAUGE_HVR1250,
  297. }, {
  298. .subvendor = 0x18ac,
  299. .subdevice = 0xd500,
  300. .card = CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP,
  301. }, {
  302. .subvendor = 0x0070,
  303. .subdevice = 0x7790,
  304. .card = CX23885_BOARD_HAUPPAUGE_HVR1500Q,
  305. }, {
  306. .subvendor = 0x0070,
  307. .subdevice = 0x7797,
  308. .card = CX23885_BOARD_HAUPPAUGE_HVR1500Q,
  309. }, {
  310. .subvendor = 0x0070,
  311. .subdevice = 0x7710,
  312. .card = CX23885_BOARD_HAUPPAUGE_HVR1500,
  313. }, {
  314. .subvendor = 0x0070,
  315. .subdevice = 0x7717,
  316. .card = CX23885_BOARD_HAUPPAUGE_HVR1500,
  317. }, {
  318. .subvendor = 0x0070,
  319. .subdevice = 0x71d1,
  320. .card = CX23885_BOARD_HAUPPAUGE_HVR1200,
  321. }, {
  322. .subvendor = 0x0070,
  323. .subdevice = 0x71d3,
  324. .card = CX23885_BOARD_HAUPPAUGE_HVR1200,
  325. }, {
  326. .subvendor = 0x0070,
  327. .subdevice = 0x8101,
  328. .card = CX23885_BOARD_HAUPPAUGE_HVR1700,
  329. }, {
  330. .subvendor = 0x0070,
  331. .subdevice = 0x8010,
  332. .card = CX23885_BOARD_HAUPPAUGE_HVR1400,
  333. }, {
  334. .subvendor = 0x18ac,
  335. .subdevice = 0xd618,
  336. .card = CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP,
  337. }, {
  338. .subvendor = 0x18ac,
  339. .subdevice = 0xdb78,
  340. .card = CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP,
  341. }, {
  342. .subvendor = 0x107d,
  343. .subdevice = 0x6681,
  344. .card = CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H,
  345. }, {
  346. .subvendor = 0x185b,
  347. .subdevice = 0xe800,
  348. .card = CX23885_BOARD_COMPRO_VIDEOMATE_E650F,
  349. }, {
  350. .subvendor = 0x6920,
  351. .subdevice = 0x8888,
  352. .card = CX23885_BOARD_TBS_6920,
  353. }, {
  354. .subvendor = 0xd470,
  355. .subdevice = 0x9022,
  356. .card = CX23885_BOARD_TEVII_S470,
  357. }, {
  358. .subvendor = 0x0001,
  359. .subdevice = 0x2005,
  360. .card = CX23885_BOARD_DVBWORLD_2005,
  361. }, {
  362. .subvendor = 0x1b55,
  363. .subdevice = 0x2a2c,
  364. .card = CX23885_BOARD_NETUP_DUAL_DVBS2_CI,
  365. }, {
  366. .subvendor = 0x0070,
  367. .subdevice = 0x2211,
  368. .card = CX23885_BOARD_HAUPPAUGE_HVR1270,
  369. }, {
  370. .subvendor = 0x0070,
  371. .subdevice = 0x2215,
  372. .card = CX23885_BOARD_HAUPPAUGE_HVR1275,
  373. }, {
  374. .subvendor = 0x0070,
  375. .subdevice = 0x2251,
  376. .card = CX23885_BOARD_HAUPPAUGE_HVR1255,
  377. }, {
  378. .subvendor = 0x0070,
  379. .subdevice = 0x2291,
  380. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  381. }, {
  382. .subvendor = 0x0070,
  383. .subdevice = 0x2295,
  384. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  385. }, {
  386. .subvendor = 0x14f1,
  387. .subdevice = 0x8651,
  388. .card = CX23885_BOARD_MYGICA_X8506,
  389. }, {
  390. .subvendor = 0x14f1,
  391. .subdevice = 0x8657,
  392. .card = CX23885_BOARD_MAGICPRO_PROHDTVE2,
  393. }, {
  394. .subvendor = 0x0070,
  395. .subdevice = 0x8541,
  396. .card = CX23885_BOARD_HAUPPAUGE_HVR1850,
  397. }, {
  398. .subvendor = 0x1858,
  399. .subdevice = 0xe800,
  400. .card = CX23885_BOARD_COMPRO_VIDEOMATE_E800,
  401. }, {
  402. .subvendor = 0x0070,
  403. .subdevice = 0x8551,
  404. .card = CX23885_BOARD_HAUPPAUGE_HVR1290,
  405. },
  406. };
  407. const unsigned int cx23885_idcount = ARRAY_SIZE(cx23885_subids);
  408. void cx23885_card_list(struct cx23885_dev *dev)
  409. {
  410. int i;
  411. if (0 == dev->pci->subsystem_vendor &&
  412. 0 == dev->pci->subsystem_device) {
  413. printk(KERN_INFO
  414. "%s: Board has no valid PCIe Subsystem ID and can't\n"
  415. "%s: be autodetected. Pass card=<n> insmod option\n"
  416. "%s: to workaround that. Redirect complaints to the\n"
  417. "%s: vendor of the TV card. Best regards,\n"
  418. "%s: -- tux\n",
  419. dev->name, dev->name, dev->name, dev->name, dev->name);
  420. } else {
  421. printk(KERN_INFO
  422. "%s: Your board isn't known (yet) to the driver.\n"
  423. "%s: Try to pick one of the existing card configs via\n"
  424. "%s: card=<n> insmod option. Updating to the latest\n"
  425. "%s: version might help as well.\n",
  426. dev->name, dev->name, dev->name, dev->name);
  427. }
  428. printk(KERN_INFO "%s: Here is a list of valid choices for the card=<n> insmod option:\n",
  429. dev->name);
  430. for (i = 0; i < cx23885_bcount; i++)
  431. printk(KERN_INFO "%s: card=%d -> %s\n",
  432. dev->name, i, cx23885_boards[i].name);
  433. }
  434. static void hauppauge_eeprom(struct cx23885_dev *dev, u8 *eeprom_data)
  435. {
  436. struct tveeprom tv;
  437. tveeprom_hauppauge_analog(&dev->i2c_bus[0].i2c_client, &tv,
  438. eeprom_data);
  439. /* Make sure we support the board model */
  440. switch (tv.model) {
  441. case 22001:
  442. /* WinTV-HVR1270 (PCIe, Retail, half height)
  443. * ATSC/QAM and basic analog, IR Blast */
  444. case 22009:
  445. /* WinTV-HVR1210 (PCIe, Retail, half height)
  446. * DVB-T and basic analog, IR Blast */
  447. case 22011:
  448. /* WinTV-HVR1270 (PCIe, Retail, half height)
  449. * ATSC/QAM and basic analog, IR Recv */
  450. case 22019:
  451. /* WinTV-HVR1210 (PCIe, Retail, half height)
  452. * DVB-T and basic analog, IR Recv */
  453. case 22021:
  454. /* WinTV-HVR1275 (PCIe, Retail, half height)
  455. * ATSC/QAM and basic analog, IR Recv */
  456. case 22029:
  457. /* WinTV-HVR1210 (PCIe, Retail, half height)
  458. * DVB-T and basic analog, IR Recv */
  459. case 22101:
  460. /* WinTV-HVR1270 (PCIe, Retail, full height)
  461. * ATSC/QAM and basic analog, IR Blast */
  462. case 22109:
  463. /* WinTV-HVR1210 (PCIe, Retail, full height)
  464. * DVB-T and basic analog, IR Blast */
  465. case 22111:
  466. /* WinTV-HVR1270 (PCIe, Retail, full height)
  467. * ATSC/QAM and basic analog, IR Recv */
  468. case 22119:
  469. /* WinTV-HVR1210 (PCIe, Retail, full height)
  470. * DVB-T and basic analog, IR Recv */
  471. case 22121:
  472. /* WinTV-HVR1275 (PCIe, Retail, full height)
  473. * ATSC/QAM and basic analog, IR Recv */
  474. case 22129:
  475. /* WinTV-HVR1210 (PCIe, Retail, full height)
  476. * DVB-T and basic analog, IR Recv */
  477. case 71009:
  478. /* WinTV-HVR1200 (PCIe, Retail, full height)
  479. * DVB-T and basic analog */
  480. case 71359:
  481. /* WinTV-HVR1200 (PCIe, OEM, half height)
  482. * DVB-T and basic analog */
  483. case 71439:
  484. /* WinTV-HVR1200 (PCIe, OEM, half height)
  485. * DVB-T and basic analog */
  486. case 71449:
  487. /* WinTV-HVR1200 (PCIe, OEM, full height)
  488. * DVB-T and basic analog */
  489. case 71939:
  490. /* WinTV-HVR1200 (PCIe, OEM, half height)
  491. * DVB-T and basic analog */
  492. case 71949:
  493. /* WinTV-HVR1200 (PCIe, OEM, full height)
  494. * DVB-T and basic analog */
  495. case 71959:
  496. /* WinTV-HVR1200 (PCIe, OEM, full height)
  497. * DVB-T and basic analog */
  498. case 71979:
  499. /* WinTV-HVR1200 (PCIe, OEM, half height)
  500. * DVB-T and basic analog */
  501. case 71999:
  502. /* WinTV-HVR1200 (PCIe, OEM, full height)
  503. * DVB-T and basic analog */
  504. case 76601:
  505. /* WinTV-HVR1800lp (PCIe, Retail, No IR, Dual
  506. channel ATSC and MPEG2 HW Encoder */
  507. case 77001:
  508. /* WinTV-HVR1500 (Express Card, OEM, No IR, ATSC
  509. and Basic analog */
  510. case 77011:
  511. /* WinTV-HVR1500 (Express Card, Retail, No IR, ATSC
  512. and Basic analog */
  513. case 77041:
  514. /* WinTV-HVR1500Q (Express Card, OEM, No IR, ATSC/QAM
  515. and Basic analog */
  516. case 77051:
  517. /* WinTV-HVR1500Q (Express Card, Retail, No IR, ATSC/QAM
  518. and Basic analog */
  519. case 78011:
  520. /* WinTV-HVR1800 (PCIe, Retail, 3.5mm in, IR, No FM,
  521. Dual channel ATSC and MPEG2 HW Encoder */
  522. case 78501:
  523. /* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,
  524. Dual channel ATSC and MPEG2 HW Encoder */
  525. case 78521:
  526. /* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,
  527. Dual channel ATSC and MPEG2 HW Encoder */
  528. case 78531:
  529. /* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, No FM,
  530. Dual channel ATSC and MPEG2 HW Encoder */
  531. case 78631:
  532. /* WinTV-HVR1800 (PCIe, OEM, No IR, No FM,
  533. Dual channel ATSC and MPEG2 HW Encoder */
  534. case 79001:
  535. /* WinTV-HVR1250 (PCIe, Retail, IR, full height,
  536. ATSC and Basic analog */
  537. case 79101:
  538. /* WinTV-HVR1250 (PCIe, Retail, IR, half height,
  539. ATSC and Basic analog */
  540. case 79561:
  541. /* WinTV-HVR1250 (PCIe, OEM, No IR, half height,
  542. ATSC and Basic analog */
  543. case 79571:
  544. /* WinTV-HVR1250 (PCIe, OEM, No IR, full height,
  545. ATSC and Basic analog */
  546. case 79671:
  547. /* WinTV-HVR1250 (PCIe, OEM, No IR, half height,
  548. ATSC and Basic analog */
  549. case 80019:
  550. /* WinTV-HVR1400 (Express Card, Retail, IR,
  551. * DVB-T and Basic analog */
  552. case 81509:
  553. /* WinTV-HVR1700 (PCIe, OEM, No IR, half height)
  554. * DVB-T and MPEG2 HW Encoder */
  555. case 81519:
  556. /* WinTV-HVR1700 (PCIe, OEM, No IR, full height)
  557. * DVB-T and MPEG2 HW Encoder */
  558. break;
  559. case 85021:
  560. /* WinTV-HVR1850 (PCIe, OEM, RCA in, IR, FM,
  561. Dual channel ATSC and MPEG2 HW Encoder */
  562. break;
  563. default:
  564. printk(KERN_WARNING "%s: warning: "
  565. "unknown hauppauge model #%d\n",
  566. dev->name, tv.model);
  567. break;
  568. }
  569. printk(KERN_INFO "%s: hauppauge eeprom: model=%d\n",
  570. dev->name, tv.model);
  571. }
  572. int cx23885_tuner_callback(void *priv, int component, int command, int arg)
  573. {
  574. struct cx23885_tsport *port = priv;
  575. struct cx23885_dev *dev = port->dev;
  576. u32 bitmask = 0;
  577. if (command == XC2028_RESET_CLK)
  578. return 0;
  579. if (command != 0) {
  580. printk(KERN_ERR "%s(): Unknown command 0x%x.\n",
  581. __func__, command);
  582. return -EINVAL;
  583. }
  584. switch (dev->board) {
  585. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  586. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  587. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  588. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  589. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  590. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  591. /* Tuner Reset Command */
  592. bitmask = 0x04;
  593. break;
  594. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  595. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  596. /* Two identical tuners on two different i2c buses,
  597. * we need to reset the correct gpio. */
  598. if (port->nr == 1)
  599. bitmask = 0x01;
  600. else if (port->nr == 2)
  601. bitmask = 0x04;
  602. break;
  603. }
  604. if (bitmask) {
  605. /* Drive the tuner into reset and back out */
  606. cx_clear(GP0_IO, bitmask);
  607. mdelay(200);
  608. cx_set(GP0_IO, bitmask);
  609. }
  610. return 0;
  611. }
  612. void cx23885_gpio_setup(struct cx23885_dev *dev)
  613. {
  614. switch (dev->board) {
  615. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  616. /* GPIO-0 cx24227 demodulator reset */
  617. cx_set(GP0_IO, 0x00010001); /* Bring the part out of reset */
  618. break;
  619. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  620. /* GPIO-0 cx24227 demodulator */
  621. /* GPIO-2 xc3028 tuner */
  622. /* Put the parts into reset */
  623. cx_set(GP0_IO, 0x00050000);
  624. cx_clear(GP0_IO, 0x00000005);
  625. msleep(5);
  626. /* Bring the parts out of reset */
  627. cx_set(GP0_IO, 0x00050005);
  628. break;
  629. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  630. /* GPIO-0 cx24227 demodulator reset */
  631. /* GPIO-2 xc5000 tuner reset */
  632. cx_set(GP0_IO, 0x00050005); /* Bring the part out of reset */
  633. break;
  634. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  635. /* GPIO-0 656_CLK */
  636. /* GPIO-1 656_D0 */
  637. /* GPIO-2 8295A Reset */
  638. /* GPIO-3-10 cx23417 data0-7 */
  639. /* GPIO-11-14 cx23417 addr0-3 */
  640. /* GPIO-15-18 cx23417 READY, CS, RD, WR */
  641. /* GPIO-19 IR_RX */
  642. /* CX23417 GPIO's */
  643. /* EIO15 Zilog Reset */
  644. /* EIO14 S5H1409/CX24227 Reset */
  645. mc417_gpio_enable(dev, GPIO_15 | GPIO_14, 1);
  646. /* Put the demod into reset and protect the eeprom */
  647. mc417_gpio_clear(dev, GPIO_15 | GPIO_14);
  648. mdelay(100);
  649. /* Bring the demod and blaster out of reset */
  650. mc417_gpio_set(dev, GPIO_15 | GPIO_14);
  651. mdelay(100);
  652. /* Force the TDA8295A into reset and back */
  653. cx23885_gpio_enable(dev, GPIO_2, 1);
  654. cx23885_gpio_set(dev, GPIO_2);
  655. mdelay(20);
  656. cx23885_gpio_clear(dev, GPIO_2);
  657. mdelay(20);
  658. cx23885_gpio_set(dev, GPIO_2);
  659. mdelay(20);
  660. break;
  661. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  662. /* GPIO-0 tda10048 demodulator reset */
  663. /* GPIO-2 tda18271 tuner reset */
  664. /* Put the parts into reset and back */
  665. cx_set(GP0_IO, 0x00050000);
  666. mdelay(20);
  667. cx_clear(GP0_IO, 0x00000005);
  668. mdelay(20);
  669. cx_set(GP0_IO, 0x00050005);
  670. break;
  671. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  672. /* GPIO-0 TDA10048 demodulator reset */
  673. /* GPIO-2 TDA8295A Reset */
  674. /* GPIO-3-10 cx23417 data0-7 */
  675. /* GPIO-11-14 cx23417 addr0-3 */
  676. /* GPIO-15-18 cx23417 READY, CS, RD, WR */
  677. /* The following GPIO's are on the interna AVCore (cx25840) */
  678. /* GPIO-19 IR_RX */
  679. /* GPIO-20 IR_TX 416/DVBT Select */
  680. /* GPIO-21 IIS DAT */
  681. /* GPIO-22 IIS WCLK */
  682. /* GPIO-23 IIS BCLK */
  683. /* Put the parts into reset and back */
  684. cx_set(GP0_IO, 0x00050000);
  685. mdelay(20);
  686. cx_clear(GP0_IO, 0x00000005);
  687. mdelay(20);
  688. cx_set(GP0_IO, 0x00050005);
  689. break;
  690. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  691. /* GPIO-0 Dibcom7000p demodulator reset */
  692. /* GPIO-2 xc3028L tuner reset */
  693. /* GPIO-13 LED */
  694. /* Put the parts into reset and back */
  695. cx_set(GP0_IO, 0x00050000);
  696. mdelay(20);
  697. cx_clear(GP0_IO, 0x00000005);
  698. mdelay(20);
  699. cx_set(GP0_IO, 0x00050005);
  700. break;
  701. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  702. /* GPIO-0 xc5000 tuner reset i2c bus 0 */
  703. /* GPIO-1 s5h1409 demod reset i2c bus 0 */
  704. /* GPIO-2 xc5000 tuner reset i2c bus 1 */
  705. /* GPIO-3 s5h1409 demod reset i2c bus 0 */
  706. /* Put the parts into reset and back */
  707. cx_set(GP0_IO, 0x000f0000);
  708. mdelay(20);
  709. cx_clear(GP0_IO, 0x0000000f);
  710. mdelay(20);
  711. cx_set(GP0_IO, 0x000f000f);
  712. break;
  713. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  714. /* GPIO-0 portb xc3028 reset */
  715. /* GPIO-1 portb zl10353 reset */
  716. /* GPIO-2 portc xc3028 reset */
  717. /* GPIO-3 portc zl10353 reset */
  718. /* Put the parts into reset and back */
  719. cx_set(GP0_IO, 0x000f0000);
  720. mdelay(20);
  721. cx_clear(GP0_IO, 0x0000000f);
  722. mdelay(20);
  723. cx_set(GP0_IO, 0x000f000f);
  724. break;
  725. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  726. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  727. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  728. /* GPIO-2 xc3028 tuner reset */
  729. /* The following GPIO's are on the internal AVCore (cx25840) */
  730. /* GPIO-? zl10353 demod reset */
  731. /* Put the parts into reset and back */
  732. cx_set(GP0_IO, 0x00040000);
  733. mdelay(20);
  734. cx_clear(GP0_IO, 0x00000004);
  735. mdelay(20);
  736. cx_set(GP0_IO, 0x00040004);
  737. break;
  738. case CX23885_BOARD_TBS_6920:
  739. case CX23885_BOARD_TEVII_S470:
  740. cx_write(MC417_CTL, 0x00000036);
  741. cx_write(MC417_OEN, 0x00001000);
  742. cx_write(MC417_RWD, 0x00001800);
  743. break;
  744. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  745. /* GPIO-0 INTA from CiMax1
  746. GPIO-1 INTB from CiMax2
  747. GPIO-2 reset chips
  748. GPIO-3 to GPIO-10 data/addr for CA
  749. GPIO-11 ~CS0 to CiMax1
  750. GPIO-12 ~CS1 to CiMax2
  751. GPIO-13 ADL0 load LSB addr
  752. GPIO-14 ADL1 load MSB addr
  753. GPIO-15 ~RDY from CiMax
  754. GPIO-17 ~RD to CiMax
  755. GPIO-18 ~WR to CiMax
  756. */
  757. cx_set(GP0_IO, 0x00040000); /* GPIO as out */
  758. /* GPIO1 and GPIO2 as INTA and INTB from CiMaxes, reset low */
  759. cx_clear(GP0_IO, 0x00030004);
  760. mdelay(100);/* reset delay */
  761. cx_set(GP0_IO, 0x00040004); /* GPIO as out, reset high */
  762. cx_write(MC417_CTL, 0x00000037);/* enable GPIO3-18 pins */
  763. /* GPIO-15 IN as ~ACK, rest as OUT */
  764. cx_write(MC417_OEN, 0x00001000);
  765. /* ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */
  766. cx_write(MC417_RWD, 0x0000c300);
  767. /* enable irq */
  768. cx_write(GPIO_ISM, 0x00000000);/* INTERRUPTS active low*/
  769. break;
  770. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  771. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  772. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  773. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  774. /* GPIO-5 RF Control: 0 = RF1 Terrestrial, 1 = RF2 Cable */
  775. /* GPIO-6 I2C Gate which can isolate the demod from the bus */
  776. /* GPIO-9 Demod reset */
  777. /* Put the parts into reset and back */
  778. cx23885_gpio_enable(dev, GPIO_9 | GPIO_6 | GPIO_5, 1);
  779. cx23885_gpio_set(dev, GPIO_9 | GPIO_6 | GPIO_5);
  780. cx23885_gpio_clear(dev, GPIO_9);
  781. mdelay(20);
  782. cx23885_gpio_set(dev, GPIO_9);
  783. break;
  784. case CX23885_BOARD_MYGICA_X8506:
  785. case CX23885_BOARD_MAGICPRO_PROHDTVE2:
  786. /* GPIO-0 (0)Analog / (1)Digital TV */
  787. /* GPIO-1 reset XC5000 */
  788. /* GPIO-2 reset LGS8GL5 / LGS8G75 */
  789. cx23885_gpio_enable(dev, GPIO_0 | GPIO_1 | GPIO_2, 1);
  790. cx23885_gpio_clear(dev, GPIO_1 | GPIO_2);
  791. mdelay(100);
  792. cx23885_gpio_set(dev, GPIO_0 | GPIO_1 | GPIO_2);
  793. mdelay(100);
  794. break;
  795. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  796. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  797. /* GPIO-0 656_CLK */
  798. /* GPIO-1 656_D0 */
  799. /* GPIO-2 Wake# */
  800. /* GPIO-3-10 cx23417 data0-7 */
  801. /* GPIO-11-14 cx23417 addr0-3 */
  802. /* GPIO-15-18 cx23417 READY, CS, RD, WR */
  803. /* GPIO-19 IR_RX */
  804. /* GPIO-20 C_IR_TX */
  805. /* GPIO-21 I2S DAT */
  806. /* GPIO-22 I2S WCLK */
  807. /* GPIO-23 I2S BCLK */
  808. /* ALT GPIO: EXP GPIO LATCH */
  809. /* CX23417 GPIO's */
  810. /* GPIO-14 S5H1411/CX24228 Reset */
  811. /* GPIO-13 EEPROM write protect */
  812. mc417_gpio_enable(dev, GPIO_14 | GPIO_13, 1);
  813. /* Put the demod into reset and protect the eeprom */
  814. mc417_gpio_clear(dev, GPIO_14 | GPIO_13);
  815. mdelay(100);
  816. /* Bring the demod out of reset */
  817. mc417_gpio_set(dev, GPIO_14);
  818. mdelay(100);
  819. /* CX24228 GPIO */
  820. /* Connected to IF / Mux */
  821. break;
  822. }
  823. }
  824. int cx23885_ir_init(struct cx23885_dev *dev)
  825. {
  826. int ret = 0;
  827. switch (dev->board) {
  828. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  829. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  830. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  831. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  832. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  833. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  834. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  835. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  836. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  837. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  838. /* FIXME: Implement me */
  839. break;
  840. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  841. ret = cx23888_ir_probe(dev);
  842. if (ret)
  843. break;
  844. dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_888_IR);
  845. dev->pci_irqmask |= PCI_MSK_IR;
  846. break;
  847. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  848. request_module("ir-kbd-i2c");
  849. break;
  850. }
  851. return ret;
  852. }
  853. void cx23885_ir_fini(struct cx23885_dev *dev)
  854. {
  855. switch (dev->board) {
  856. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  857. dev->pci_irqmask &= ~PCI_MSK_IR;
  858. cx_clear(PCI_INT_MSK, PCI_MSK_IR);
  859. cx23888_ir_remove(dev);
  860. dev->sd_ir = NULL;
  861. break;
  862. }
  863. }
  864. void cx23885_ir_pci_int_enable(struct cx23885_dev *dev)
  865. {
  866. switch (dev->board) {
  867. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  868. if (dev->sd_ir && (dev->pci_irqmask & PCI_MSK_IR))
  869. cx_set(PCI_INT_MSK, PCI_MSK_IR);
  870. break;
  871. }
  872. }
  873. void cx23885_card_setup(struct cx23885_dev *dev)
  874. {
  875. struct cx23885_tsport *ts1 = &dev->ts1;
  876. struct cx23885_tsport *ts2 = &dev->ts2;
  877. static u8 eeprom[256];
  878. if (dev->i2c_bus[0].i2c_rc == 0) {
  879. dev->i2c_bus[0].i2c_client.addr = 0xa0 >> 1;
  880. tveeprom_read(&dev->i2c_bus[0].i2c_client,
  881. eeprom, sizeof(eeprom));
  882. }
  883. switch (dev->board) {
  884. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  885. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  886. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  887. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  888. if (dev->i2c_bus[0].i2c_rc == 0)
  889. hauppauge_eeprom(dev, eeprom+0x80);
  890. break;
  891. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  892. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  893. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  894. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  895. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  896. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  897. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  898. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  899. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  900. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  901. if (dev->i2c_bus[0].i2c_rc == 0)
  902. hauppauge_eeprom(dev, eeprom+0xc0);
  903. break;
  904. }
  905. switch (dev->board) {
  906. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  907. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  908. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  909. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  910. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  911. /* break omitted intentionally */
  912. case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
  913. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  914. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  915. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  916. break;
  917. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  918. /* Defaults for VID B - Analog encoder */
  919. /* DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */
  920. ts1->gen_ctrl_val = 0x10e;
  921. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  922. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  923. /* APB_TSVALERR_POL (active low)*/
  924. ts1->vld_misc_val = 0x2000;
  925. ts1->hw_sop_ctrl_val = (0x47 << 16 | 188 << 4 | 0xc);
  926. /* Defaults for VID C */
  927. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  928. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  929. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  930. break;
  931. case CX23885_BOARD_TEVII_S470:
  932. case CX23885_BOARD_TBS_6920:
  933. case CX23885_BOARD_DVBWORLD_2005:
  934. ts1->gen_ctrl_val = 0x5; /* Parallel */
  935. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  936. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  937. break;
  938. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  939. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  940. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  941. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  942. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  943. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  944. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  945. break;
  946. case CX23885_BOARD_MYGICA_X8506:
  947. case CX23885_BOARD_MAGICPRO_PROHDTVE2:
  948. ts1->gen_ctrl_val = 0x5; /* Parallel */
  949. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  950. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  951. break;
  952. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  953. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  954. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  955. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  956. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  957. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  958. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  959. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  960. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  961. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  962. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  963. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  964. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  965. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  966. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  967. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  968. default:
  969. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  970. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  971. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  972. }
  973. /* Certain boards support analog, or require the avcore to be
  974. * loaded, ensure this happens.
  975. */
  976. switch (dev->board) {
  977. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  978. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  979. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  980. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  981. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  982. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  983. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  984. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  985. case CX23885_BOARD_MYGICA_X8506:
  986. case CX23885_BOARD_MAGICPRO_PROHDTVE2:
  987. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  988. dev->sd_cx25840 = v4l2_i2c_new_subdev(&dev->v4l2_dev,
  989. &dev->i2c_bus[2].i2c_adap,
  990. "cx25840", "cx25840", 0x88 >> 1, NULL);
  991. v4l2_subdev_call(dev->sd_cx25840, core, load_fw);
  992. break;
  993. }
  994. /* AUX-PLL 27MHz CLK */
  995. switch (dev->board) {
  996. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  997. netup_initialize(dev);
  998. break;
  999. }
  1000. }
  1001. /* ------------------------------------------------------------------ */