qeth_core_main.c 135 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007, 2009
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/tcp.h>
  19. #include <linux/mii.h>
  20. #include <linux/kthread.h>
  21. #include <linux/slab.h>
  22. #include <asm/ebcdic.h>
  23. #include <asm/io.h>
  24. #include <asm/sysinfo.h>
  25. #include "qeth_core.h"
  26. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  27. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  28. /* N P A M L V H */
  29. [QETH_DBF_SETUP] = {"qeth_setup",
  30. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  31. [QETH_DBF_MSG] = {"qeth_msg",
  32. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  33. [QETH_DBF_CTRL] = {"qeth_control",
  34. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  35. };
  36. EXPORT_SYMBOL_GPL(qeth_dbf);
  37. struct qeth_card_list_struct qeth_core_card_list;
  38. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  39. struct kmem_cache *qeth_core_header_cache;
  40. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  41. static struct device *qeth_core_root_dev;
  42. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  43. static struct lock_class_key qdio_out_skb_queue_key;
  44. static void qeth_send_control_data_cb(struct qeth_channel *,
  45. struct qeth_cmd_buffer *);
  46. static int qeth_issue_next_read(struct qeth_card *);
  47. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  48. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  49. static void qeth_free_buffer_pool(struct qeth_card *);
  50. static int qeth_qdio_establish(struct qeth_card *);
  51. static inline const char *qeth_get_cardname(struct qeth_card *card)
  52. {
  53. if (card->info.guestlan) {
  54. switch (card->info.type) {
  55. case QETH_CARD_TYPE_OSD:
  56. return " Guest LAN QDIO";
  57. case QETH_CARD_TYPE_IQD:
  58. return " Guest LAN Hiper";
  59. case QETH_CARD_TYPE_OSM:
  60. return " Guest LAN QDIO - OSM";
  61. case QETH_CARD_TYPE_OSX:
  62. return " Guest LAN QDIO - OSX";
  63. default:
  64. return " unknown";
  65. }
  66. } else {
  67. switch (card->info.type) {
  68. case QETH_CARD_TYPE_OSD:
  69. return " OSD Express";
  70. case QETH_CARD_TYPE_IQD:
  71. return " HiperSockets";
  72. case QETH_CARD_TYPE_OSN:
  73. return " OSN QDIO";
  74. case QETH_CARD_TYPE_OSM:
  75. return " OSM QDIO";
  76. case QETH_CARD_TYPE_OSX:
  77. return " OSX QDIO";
  78. default:
  79. return " unknown";
  80. }
  81. }
  82. return " n/a";
  83. }
  84. /* max length to be returned: 14 */
  85. const char *qeth_get_cardname_short(struct qeth_card *card)
  86. {
  87. if (card->info.guestlan) {
  88. switch (card->info.type) {
  89. case QETH_CARD_TYPE_OSD:
  90. return "GuestLAN QDIO";
  91. case QETH_CARD_TYPE_IQD:
  92. return "GuestLAN Hiper";
  93. case QETH_CARD_TYPE_OSM:
  94. return "GuestLAN OSM";
  95. case QETH_CARD_TYPE_OSX:
  96. return "GuestLAN OSX";
  97. default:
  98. return "unknown";
  99. }
  100. } else {
  101. switch (card->info.type) {
  102. case QETH_CARD_TYPE_OSD:
  103. switch (card->info.link_type) {
  104. case QETH_LINK_TYPE_FAST_ETH:
  105. return "OSD_100";
  106. case QETH_LINK_TYPE_HSTR:
  107. return "HSTR";
  108. case QETH_LINK_TYPE_GBIT_ETH:
  109. return "OSD_1000";
  110. case QETH_LINK_TYPE_10GBIT_ETH:
  111. return "OSD_10GIG";
  112. case QETH_LINK_TYPE_LANE_ETH100:
  113. return "OSD_FE_LANE";
  114. case QETH_LINK_TYPE_LANE_TR:
  115. return "OSD_TR_LANE";
  116. case QETH_LINK_TYPE_LANE_ETH1000:
  117. return "OSD_GbE_LANE";
  118. case QETH_LINK_TYPE_LANE:
  119. return "OSD_ATM_LANE";
  120. default:
  121. return "OSD_Express";
  122. }
  123. case QETH_CARD_TYPE_IQD:
  124. return "HiperSockets";
  125. case QETH_CARD_TYPE_OSN:
  126. return "OSN";
  127. case QETH_CARD_TYPE_OSM:
  128. return "OSM_1000";
  129. case QETH_CARD_TYPE_OSX:
  130. return "OSX_10GIG";
  131. default:
  132. return "unknown";
  133. }
  134. }
  135. return "n/a";
  136. }
  137. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  138. int clear_start_mask)
  139. {
  140. unsigned long flags;
  141. spin_lock_irqsave(&card->thread_mask_lock, flags);
  142. card->thread_allowed_mask = threads;
  143. if (clear_start_mask)
  144. card->thread_start_mask &= threads;
  145. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  146. wake_up(&card->wait_q);
  147. }
  148. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  149. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  150. {
  151. unsigned long flags;
  152. int rc = 0;
  153. spin_lock_irqsave(&card->thread_mask_lock, flags);
  154. rc = (card->thread_running_mask & threads);
  155. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  156. return rc;
  157. }
  158. EXPORT_SYMBOL_GPL(qeth_threads_running);
  159. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  160. {
  161. return wait_event_interruptible(card->wait_q,
  162. qeth_threads_running(card, threads) == 0);
  163. }
  164. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  165. void qeth_clear_working_pool_list(struct qeth_card *card)
  166. {
  167. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  168. QETH_CARD_TEXT(card, 5, "clwrklst");
  169. list_for_each_entry_safe(pool_entry, tmp,
  170. &card->qdio.in_buf_pool.entry_list, list){
  171. list_del(&pool_entry->list);
  172. }
  173. }
  174. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  175. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  176. {
  177. struct qeth_buffer_pool_entry *pool_entry;
  178. void *ptr;
  179. int i, j;
  180. QETH_CARD_TEXT(card, 5, "alocpool");
  181. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  182. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  183. if (!pool_entry) {
  184. qeth_free_buffer_pool(card);
  185. return -ENOMEM;
  186. }
  187. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  188. ptr = (void *) __get_free_page(GFP_KERNEL);
  189. if (!ptr) {
  190. while (j > 0)
  191. free_page((unsigned long)
  192. pool_entry->elements[--j]);
  193. kfree(pool_entry);
  194. qeth_free_buffer_pool(card);
  195. return -ENOMEM;
  196. }
  197. pool_entry->elements[j] = ptr;
  198. }
  199. list_add(&pool_entry->init_list,
  200. &card->qdio.init_pool.entry_list);
  201. }
  202. return 0;
  203. }
  204. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  205. {
  206. QETH_CARD_TEXT(card, 2, "realcbp");
  207. if ((card->state != CARD_STATE_DOWN) &&
  208. (card->state != CARD_STATE_RECOVER))
  209. return -EPERM;
  210. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  211. qeth_clear_working_pool_list(card);
  212. qeth_free_buffer_pool(card);
  213. card->qdio.in_buf_pool.buf_count = bufcnt;
  214. card->qdio.init_pool.buf_count = bufcnt;
  215. return qeth_alloc_buffer_pool(card);
  216. }
  217. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  218. static int qeth_issue_next_read(struct qeth_card *card)
  219. {
  220. int rc;
  221. struct qeth_cmd_buffer *iob;
  222. QETH_CARD_TEXT(card, 5, "issnxrd");
  223. if (card->read.state != CH_STATE_UP)
  224. return -EIO;
  225. iob = qeth_get_buffer(&card->read);
  226. if (!iob) {
  227. dev_warn(&card->gdev->dev, "The qeth device driver "
  228. "failed to recover an error on the device\n");
  229. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  230. "available\n", dev_name(&card->gdev->dev));
  231. return -ENOMEM;
  232. }
  233. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  234. QETH_CARD_TEXT(card, 6, "noirqpnd");
  235. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  236. (addr_t) iob, 0, 0);
  237. if (rc) {
  238. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  239. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  240. atomic_set(&card->read.irq_pending, 0);
  241. card->read_or_write_problem = 1;
  242. qeth_schedule_recovery(card);
  243. wake_up(&card->wait_q);
  244. }
  245. return rc;
  246. }
  247. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  248. {
  249. struct qeth_reply *reply;
  250. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  251. if (reply) {
  252. atomic_set(&reply->refcnt, 1);
  253. atomic_set(&reply->received, 0);
  254. reply->card = card;
  255. };
  256. return reply;
  257. }
  258. static void qeth_get_reply(struct qeth_reply *reply)
  259. {
  260. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  261. atomic_inc(&reply->refcnt);
  262. }
  263. static void qeth_put_reply(struct qeth_reply *reply)
  264. {
  265. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  266. if (atomic_dec_and_test(&reply->refcnt))
  267. kfree(reply);
  268. }
  269. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  270. struct qeth_card *card)
  271. {
  272. char *ipa_name;
  273. int com = cmd->hdr.command;
  274. ipa_name = qeth_get_ipa_cmd_name(com);
  275. if (rc)
  276. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  277. "x%X \"%s\"\n",
  278. ipa_name, com, dev_name(&card->gdev->dev),
  279. QETH_CARD_IFNAME(card), rc,
  280. qeth_get_ipa_msg(rc));
  281. else
  282. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  283. ipa_name, com, dev_name(&card->gdev->dev),
  284. QETH_CARD_IFNAME(card));
  285. }
  286. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  287. struct qeth_cmd_buffer *iob)
  288. {
  289. struct qeth_ipa_cmd *cmd = NULL;
  290. QETH_CARD_TEXT(card, 5, "chkipad");
  291. if (IS_IPA(iob->data)) {
  292. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  293. if (IS_IPA_REPLY(cmd)) {
  294. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  295. cmd->hdr.command != IPA_CMD_DELCCID &&
  296. cmd->hdr.command != IPA_CMD_MODCCID &&
  297. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  298. qeth_issue_ipa_msg(cmd,
  299. cmd->hdr.return_code, card);
  300. return cmd;
  301. } else {
  302. switch (cmd->hdr.command) {
  303. case IPA_CMD_STOPLAN:
  304. dev_warn(&card->gdev->dev,
  305. "The link for interface %s on CHPID"
  306. " 0x%X failed\n",
  307. QETH_CARD_IFNAME(card),
  308. card->info.chpid);
  309. card->lan_online = 0;
  310. if (card->dev && netif_carrier_ok(card->dev))
  311. netif_carrier_off(card->dev);
  312. return NULL;
  313. case IPA_CMD_STARTLAN:
  314. dev_info(&card->gdev->dev,
  315. "The link for %s on CHPID 0x%X has"
  316. " been restored\n",
  317. QETH_CARD_IFNAME(card),
  318. card->info.chpid);
  319. netif_carrier_on(card->dev);
  320. card->lan_online = 1;
  321. if (card->info.hwtrap)
  322. card->info.hwtrap = 2;
  323. qeth_schedule_recovery(card);
  324. return NULL;
  325. case IPA_CMD_MODCCID:
  326. return cmd;
  327. case IPA_CMD_REGISTER_LOCAL_ADDR:
  328. QETH_CARD_TEXT(card, 3, "irla");
  329. break;
  330. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  331. QETH_CARD_TEXT(card, 3, "urla");
  332. break;
  333. default:
  334. QETH_DBF_MESSAGE(2, "Received data is IPA "
  335. "but not a reply!\n");
  336. break;
  337. }
  338. }
  339. }
  340. return cmd;
  341. }
  342. void qeth_clear_ipacmd_list(struct qeth_card *card)
  343. {
  344. struct qeth_reply *reply, *r;
  345. unsigned long flags;
  346. QETH_CARD_TEXT(card, 4, "clipalst");
  347. spin_lock_irqsave(&card->lock, flags);
  348. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  349. qeth_get_reply(reply);
  350. reply->rc = -EIO;
  351. atomic_inc(&reply->received);
  352. list_del_init(&reply->list);
  353. wake_up(&reply->wait_q);
  354. qeth_put_reply(reply);
  355. }
  356. spin_unlock_irqrestore(&card->lock, flags);
  357. atomic_set(&card->write.irq_pending, 0);
  358. }
  359. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  360. static int qeth_check_idx_response(struct qeth_card *card,
  361. unsigned char *buffer)
  362. {
  363. if (!buffer)
  364. return 0;
  365. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  366. if ((buffer[2] & 0xc0) == 0xc0) {
  367. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  368. "with cause code 0x%02x%s\n",
  369. buffer[4],
  370. ((buffer[4] == 0x22) ?
  371. " -- try another portname" : ""));
  372. QETH_CARD_TEXT(card, 2, "ckidxres");
  373. QETH_CARD_TEXT(card, 2, " idxterm");
  374. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  375. if (buffer[4] == 0xf6) {
  376. dev_err(&card->gdev->dev,
  377. "The qeth device is not configured "
  378. "for the OSI layer required by z/VM\n");
  379. return -EPERM;
  380. }
  381. return -EIO;
  382. }
  383. return 0;
  384. }
  385. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  386. __u32 len)
  387. {
  388. struct qeth_card *card;
  389. card = CARD_FROM_CDEV(channel->ccwdev);
  390. QETH_CARD_TEXT(card, 4, "setupccw");
  391. if (channel == &card->read)
  392. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  393. else
  394. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  395. channel->ccw.count = len;
  396. channel->ccw.cda = (__u32) __pa(iob);
  397. }
  398. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  399. {
  400. __u8 index;
  401. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  402. index = channel->io_buf_no;
  403. do {
  404. if (channel->iob[index].state == BUF_STATE_FREE) {
  405. channel->iob[index].state = BUF_STATE_LOCKED;
  406. channel->io_buf_no = (channel->io_buf_no + 1) %
  407. QETH_CMD_BUFFER_NO;
  408. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  409. return channel->iob + index;
  410. }
  411. index = (index + 1) % QETH_CMD_BUFFER_NO;
  412. } while (index != channel->io_buf_no);
  413. return NULL;
  414. }
  415. void qeth_release_buffer(struct qeth_channel *channel,
  416. struct qeth_cmd_buffer *iob)
  417. {
  418. unsigned long flags;
  419. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  420. spin_lock_irqsave(&channel->iob_lock, flags);
  421. memset(iob->data, 0, QETH_BUFSIZE);
  422. iob->state = BUF_STATE_FREE;
  423. iob->callback = qeth_send_control_data_cb;
  424. iob->rc = 0;
  425. spin_unlock_irqrestore(&channel->iob_lock, flags);
  426. }
  427. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  428. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  429. {
  430. struct qeth_cmd_buffer *buffer = NULL;
  431. unsigned long flags;
  432. spin_lock_irqsave(&channel->iob_lock, flags);
  433. buffer = __qeth_get_buffer(channel);
  434. spin_unlock_irqrestore(&channel->iob_lock, flags);
  435. return buffer;
  436. }
  437. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  438. {
  439. struct qeth_cmd_buffer *buffer;
  440. wait_event(channel->wait_q,
  441. ((buffer = qeth_get_buffer(channel)) != NULL));
  442. return buffer;
  443. }
  444. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  445. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  446. {
  447. int cnt;
  448. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  449. qeth_release_buffer(channel, &channel->iob[cnt]);
  450. channel->buf_no = 0;
  451. channel->io_buf_no = 0;
  452. }
  453. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  454. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  455. struct qeth_cmd_buffer *iob)
  456. {
  457. struct qeth_card *card;
  458. struct qeth_reply *reply, *r;
  459. struct qeth_ipa_cmd *cmd;
  460. unsigned long flags;
  461. int keep_reply;
  462. int rc = 0;
  463. card = CARD_FROM_CDEV(channel->ccwdev);
  464. QETH_CARD_TEXT(card, 4, "sndctlcb");
  465. rc = qeth_check_idx_response(card, iob->data);
  466. switch (rc) {
  467. case 0:
  468. break;
  469. case -EIO:
  470. qeth_clear_ipacmd_list(card);
  471. qeth_schedule_recovery(card);
  472. /* fall through */
  473. default:
  474. goto out;
  475. }
  476. cmd = qeth_check_ipa_data(card, iob);
  477. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  478. goto out;
  479. /*in case of OSN : check if cmd is set */
  480. if (card->info.type == QETH_CARD_TYPE_OSN &&
  481. cmd &&
  482. cmd->hdr.command != IPA_CMD_STARTLAN &&
  483. card->osn_info.assist_cb != NULL) {
  484. card->osn_info.assist_cb(card->dev, cmd);
  485. goto out;
  486. }
  487. spin_lock_irqsave(&card->lock, flags);
  488. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  489. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  490. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  491. qeth_get_reply(reply);
  492. list_del_init(&reply->list);
  493. spin_unlock_irqrestore(&card->lock, flags);
  494. keep_reply = 0;
  495. if (reply->callback != NULL) {
  496. if (cmd) {
  497. reply->offset = (__u16)((char *)cmd -
  498. (char *)iob->data);
  499. keep_reply = reply->callback(card,
  500. reply,
  501. (unsigned long)cmd);
  502. } else
  503. keep_reply = reply->callback(card,
  504. reply,
  505. (unsigned long)iob);
  506. }
  507. if (cmd)
  508. reply->rc = (u16) cmd->hdr.return_code;
  509. else if (iob->rc)
  510. reply->rc = iob->rc;
  511. if (keep_reply) {
  512. spin_lock_irqsave(&card->lock, flags);
  513. list_add_tail(&reply->list,
  514. &card->cmd_waiter_list);
  515. spin_unlock_irqrestore(&card->lock, flags);
  516. } else {
  517. atomic_inc(&reply->received);
  518. wake_up(&reply->wait_q);
  519. }
  520. qeth_put_reply(reply);
  521. goto out;
  522. }
  523. }
  524. spin_unlock_irqrestore(&card->lock, flags);
  525. out:
  526. memcpy(&card->seqno.pdu_hdr_ack,
  527. QETH_PDU_HEADER_SEQ_NO(iob->data),
  528. QETH_SEQ_NO_LENGTH);
  529. qeth_release_buffer(channel, iob);
  530. }
  531. static int qeth_setup_channel(struct qeth_channel *channel)
  532. {
  533. int cnt;
  534. QETH_DBF_TEXT(SETUP, 2, "setupch");
  535. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  536. channel->iob[cnt].data =
  537. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  538. if (channel->iob[cnt].data == NULL)
  539. break;
  540. channel->iob[cnt].state = BUF_STATE_FREE;
  541. channel->iob[cnt].channel = channel;
  542. channel->iob[cnt].callback = qeth_send_control_data_cb;
  543. channel->iob[cnt].rc = 0;
  544. }
  545. if (cnt < QETH_CMD_BUFFER_NO) {
  546. while (cnt-- > 0)
  547. kfree(channel->iob[cnt].data);
  548. return -ENOMEM;
  549. }
  550. channel->buf_no = 0;
  551. channel->io_buf_no = 0;
  552. atomic_set(&channel->irq_pending, 0);
  553. spin_lock_init(&channel->iob_lock);
  554. init_waitqueue_head(&channel->wait_q);
  555. return 0;
  556. }
  557. static int qeth_set_thread_start_bit(struct qeth_card *card,
  558. unsigned long thread)
  559. {
  560. unsigned long flags;
  561. spin_lock_irqsave(&card->thread_mask_lock, flags);
  562. if (!(card->thread_allowed_mask & thread) ||
  563. (card->thread_start_mask & thread)) {
  564. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  565. return -EPERM;
  566. }
  567. card->thread_start_mask |= thread;
  568. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  569. return 0;
  570. }
  571. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  572. {
  573. unsigned long flags;
  574. spin_lock_irqsave(&card->thread_mask_lock, flags);
  575. card->thread_start_mask &= ~thread;
  576. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  577. wake_up(&card->wait_q);
  578. }
  579. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  580. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  581. {
  582. unsigned long flags;
  583. spin_lock_irqsave(&card->thread_mask_lock, flags);
  584. card->thread_running_mask &= ~thread;
  585. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  586. wake_up(&card->wait_q);
  587. }
  588. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  589. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  590. {
  591. unsigned long flags;
  592. int rc = 0;
  593. spin_lock_irqsave(&card->thread_mask_lock, flags);
  594. if (card->thread_start_mask & thread) {
  595. if ((card->thread_allowed_mask & thread) &&
  596. !(card->thread_running_mask & thread)) {
  597. rc = 1;
  598. card->thread_start_mask &= ~thread;
  599. card->thread_running_mask |= thread;
  600. } else
  601. rc = -EPERM;
  602. }
  603. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  604. return rc;
  605. }
  606. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  607. {
  608. int rc = 0;
  609. wait_event(card->wait_q,
  610. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  611. return rc;
  612. }
  613. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  614. void qeth_schedule_recovery(struct qeth_card *card)
  615. {
  616. QETH_CARD_TEXT(card, 2, "startrec");
  617. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  618. schedule_work(&card->kernel_thread_starter);
  619. }
  620. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  621. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  622. {
  623. int dstat, cstat;
  624. char *sense;
  625. struct qeth_card *card;
  626. sense = (char *) irb->ecw;
  627. cstat = irb->scsw.cmd.cstat;
  628. dstat = irb->scsw.cmd.dstat;
  629. card = CARD_FROM_CDEV(cdev);
  630. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  631. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  632. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  633. QETH_CARD_TEXT(card, 2, "CGENCHK");
  634. dev_warn(&cdev->dev, "The qeth device driver "
  635. "failed to recover an error on the device\n");
  636. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  637. dev_name(&cdev->dev), dstat, cstat);
  638. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  639. 16, 1, irb, 64, 1);
  640. return 1;
  641. }
  642. if (dstat & DEV_STAT_UNIT_CHECK) {
  643. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  644. SENSE_RESETTING_EVENT_FLAG) {
  645. QETH_CARD_TEXT(card, 2, "REVIND");
  646. return 1;
  647. }
  648. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  649. SENSE_COMMAND_REJECT_FLAG) {
  650. QETH_CARD_TEXT(card, 2, "CMDREJi");
  651. return 1;
  652. }
  653. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  654. QETH_CARD_TEXT(card, 2, "AFFE");
  655. return 1;
  656. }
  657. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  658. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  659. return 0;
  660. }
  661. QETH_CARD_TEXT(card, 2, "DGENCHK");
  662. return 1;
  663. }
  664. return 0;
  665. }
  666. static long __qeth_check_irb_error(struct ccw_device *cdev,
  667. unsigned long intparm, struct irb *irb)
  668. {
  669. struct qeth_card *card;
  670. card = CARD_FROM_CDEV(cdev);
  671. if (!IS_ERR(irb))
  672. return 0;
  673. switch (PTR_ERR(irb)) {
  674. case -EIO:
  675. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  676. dev_name(&cdev->dev));
  677. QETH_CARD_TEXT(card, 2, "ckirberr");
  678. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  679. break;
  680. case -ETIMEDOUT:
  681. dev_warn(&cdev->dev, "A hardware operation timed out"
  682. " on the device\n");
  683. QETH_CARD_TEXT(card, 2, "ckirberr");
  684. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  685. if (intparm == QETH_RCD_PARM) {
  686. if (card && (card->data.ccwdev == cdev)) {
  687. card->data.state = CH_STATE_DOWN;
  688. wake_up(&card->wait_q);
  689. }
  690. }
  691. break;
  692. default:
  693. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  694. dev_name(&cdev->dev), PTR_ERR(irb));
  695. QETH_CARD_TEXT(card, 2, "ckirberr");
  696. QETH_CARD_TEXT(card, 2, " rc???");
  697. }
  698. return PTR_ERR(irb);
  699. }
  700. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  701. struct irb *irb)
  702. {
  703. int rc;
  704. int cstat, dstat;
  705. struct qeth_cmd_buffer *buffer;
  706. struct qeth_channel *channel;
  707. struct qeth_card *card;
  708. struct qeth_cmd_buffer *iob;
  709. __u8 index;
  710. if (__qeth_check_irb_error(cdev, intparm, irb))
  711. return;
  712. cstat = irb->scsw.cmd.cstat;
  713. dstat = irb->scsw.cmd.dstat;
  714. card = CARD_FROM_CDEV(cdev);
  715. if (!card)
  716. return;
  717. QETH_CARD_TEXT(card, 5, "irq");
  718. if (card->read.ccwdev == cdev) {
  719. channel = &card->read;
  720. QETH_CARD_TEXT(card, 5, "read");
  721. } else if (card->write.ccwdev == cdev) {
  722. channel = &card->write;
  723. QETH_CARD_TEXT(card, 5, "write");
  724. } else {
  725. channel = &card->data;
  726. QETH_CARD_TEXT(card, 5, "data");
  727. }
  728. atomic_set(&channel->irq_pending, 0);
  729. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  730. channel->state = CH_STATE_STOPPED;
  731. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  732. channel->state = CH_STATE_HALTED;
  733. /*let's wake up immediately on data channel*/
  734. if ((channel == &card->data) && (intparm != 0) &&
  735. (intparm != QETH_RCD_PARM))
  736. goto out;
  737. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  738. QETH_CARD_TEXT(card, 6, "clrchpar");
  739. /* we don't have to handle this further */
  740. intparm = 0;
  741. }
  742. if (intparm == QETH_HALT_CHANNEL_PARM) {
  743. QETH_CARD_TEXT(card, 6, "hltchpar");
  744. /* we don't have to handle this further */
  745. intparm = 0;
  746. }
  747. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  748. (dstat & DEV_STAT_UNIT_CHECK) ||
  749. (cstat)) {
  750. if (irb->esw.esw0.erw.cons) {
  751. dev_warn(&channel->ccwdev->dev,
  752. "The qeth device driver failed to recover "
  753. "an error on the device\n");
  754. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  755. "0x%X dstat 0x%X\n",
  756. dev_name(&channel->ccwdev->dev), cstat, dstat);
  757. print_hex_dump(KERN_WARNING, "qeth: irb ",
  758. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  759. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  760. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  761. }
  762. if (intparm == QETH_RCD_PARM) {
  763. channel->state = CH_STATE_DOWN;
  764. goto out;
  765. }
  766. rc = qeth_get_problem(cdev, irb);
  767. if (rc) {
  768. qeth_clear_ipacmd_list(card);
  769. qeth_schedule_recovery(card);
  770. goto out;
  771. }
  772. }
  773. if (intparm == QETH_RCD_PARM) {
  774. channel->state = CH_STATE_RCD_DONE;
  775. goto out;
  776. }
  777. if (intparm) {
  778. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  779. buffer->state = BUF_STATE_PROCESSED;
  780. }
  781. if (channel == &card->data)
  782. return;
  783. if (channel == &card->read &&
  784. channel->state == CH_STATE_UP)
  785. qeth_issue_next_read(card);
  786. iob = channel->iob;
  787. index = channel->buf_no;
  788. while (iob[index].state == BUF_STATE_PROCESSED) {
  789. if (iob[index].callback != NULL)
  790. iob[index].callback(channel, iob + index);
  791. index = (index + 1) % QETH_CMD_BUFFER_NO;
  792. }
  793. channel->buf_no = index;
  794. out:
  795. wake_up(&card->wait_q);
  796. return;
  797. }
  798. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  799. struct qeth_qdio_out_buffer *buf)
  800. {
  801. int i;
  802. struct sk_buff *skb;
  803. /* is PCI flag set on buffer? */
  804. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  805. atomic_dec(&queue->set_pci_flags_count);
  806. skb = skb_dequeue(&buf->skb_list);
  807. while (skb) {
  808. atomic_dec(&skb->users);
  809. dev_kfree_skb_any(skb);
  810. skb = skb_dequeue(&buf->skb_list);
  811. }
  812. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  813. if (buf->buffer->element[i].addr && buf->is_header[i])
  814. kmem_cache_free(qeth_core_header_cache,
  815. buf->buffer->element[i].addr);
  816. buf->is_header[i] = 0;
  817. buf->buffer->element[i].length = 0;
  818. buf->buffer->element[i].addr = NULL;
  819. buf->buffer->element[i].eflags = 0;
  820. buf->buffer->element[i].sflags = 0;
  821. }
  822. buf->buffer->element[15].eflags = 0;
  823. buf->buffer->element[15].sflags = 0;
  824. buf->next_element_to_fill = 0;
  825. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  826. }
  827. void qeth_clear_qdio_buffers(struct qeth_card *card)
  828. {
  829. int i, j;
  830. QETH_CARD_TEXT(card, 2, "clearqdbf");
  831. /* clear outbound buffers to free skbs */
  832. for (i = 0; i < card->qdio.no_out_queues; ++i)
  833. if (card->qdio.out_qs[i]) {
  834. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  835. qeth_clear_output_buffer(card->qdio.out_qs[i],
  836. &card->qdio.out_qs[i]->bufs[j]);
  837. }
  838. }
  839. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  840. static void qeth_free_buffer_pool(struct qeth_card *card)
  841. {
  842. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  843. int i = 0;
  844. list_for_each_entry_safe(pool_entry, tmp,
  845. &card->qdio.init_pool.entry_list, init_list){
  846. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  847. free_page((unsigned long)pool_entry->elements[i]);
  848. list_del(&pool_entry->init_list);
  849. kfree(pool_entry);
  850. }
  851. }
  852. static void qeth_free_qdio_buffers(struct qeth_card *card)
  853. {
  854. int i, j;
  855. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  856. QETH_QDIO_UNINITIALIZED)
  857. return;
  858. kfree(card->qdio.in_q);
  859. card->qdio.in_q = NULL;
  860. /* inbound buffer pool */
  861. qeth_free_buffer_pool(card);
  862. /* free outbound qdio_qs */
  863. if (card->qdio.out_qs) {
  864. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  865. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  866. qeth_clear_output_buffer(card->qdio.out_qs[i],
  867. &card->qdio.out_qs[i]->bufs[j]);
  868. kfree(card->qdio.out_qs[i]);
  869. }
  870. kfree(card->qdio.out_qs);
  871. card->qdio.out_qs = NULL;
  872. }
  873. }
  874. static void qeth_clean_channel(struct qeth_channel *channel)
  875. {
  876. int cnt;
  877. QETH_DBF_TEXT(SETUP, 2, "freech");
  878. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  879. kfree(channel->iob[cnt].data);
  880. }
  881. static void qeth_get_channel_path_desc(struct qeth_card *card)
  882. {
  883. struct ccw_device *ccwdev;
  884. struct channelPath_dsc {
  885. u8 flags;
  886. u8 lsn;
  887. u8 desc;
  888. u8 chpid;
  889. u8 swla;
  890. u8 zeroes;
  891. u8 chla;
  892. u8 chpp;
  893. } *chp_dsc;
  894. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  895. ccwdev = card->data.ccwdev;
  896. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  897. if (chp_dsc != NULL) {
  898. /* CHPP field bit 6 == 1 -> single queue */
  899. if ((chp_dsc->chpp & 0x02) == 0x02) {
  900. if ((atomic_read(&card->qdio.state) !=
  901. QETH_QDIO_UNINITIALIZED) &&
  902. (card->qdio.no_out_queues == 4))
  903. /* change from 4 to 1 outbound queues */
  904. qeth_free_qdio_buffers(card);
  905. card->qdio.no_out_queues = 1;
  906. if (card->qdio.default_out_queue != 0)
  907. dev_info(&card->gdev->dev,
  908. "Priority Queueing not supported\n");
  909. card->qdio.default_out_queue = 0;
  910. } else {
  911. if ((atomic_read(&card->qdio.state) !=
  912. QETH_QDIO_UNINITIALIZED) &&
  913. (card->qdio.no_out_queues == 1)) {
  914. /* change from 1 to 4 outbound queues */
  915. qeth_free_qdio_buffers(card);
  916. card->qdio.default_out_queue = 2;
  917. }
  918. card->qdio.no_out_queues = 4;
  919. }
  920. card->info.func_level = 0x4100 + chp_dsc->desc;
  921. kfree(chp_dsc);
  922. }
  923. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  924. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  925. return;
  926. }
  927. static void qeth_init_qdio_info(struct qeth_card *card)
  928. {
  929. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  930. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  931. /* inbound */
  932. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  933. if (card->info.type == QETH_CARD_TYPE_IQD)
  934. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  935. else
  936. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  937. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  938. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  939. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  940. }
  941. static void qeth_set_intial_options(struct qeth_card *card)
  942. {
  943. card->options.route4.type = NO_ROUTER;
  944. card->options.route6.type = NO_ROUTER;
  945. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  946. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  947. card->options.fake_broadcast = 0;
  948. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  949. card->options.performance_stats = 0;
  950. card->options.rx_sg_cb = QETH_RX_SG_CB;
  951. card->options.isolation = ISOLATION_MODE_NONE;
  952. }
  953. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  954. {
  955. unsigned long flags;
  956. int rc = 0;
  957. spin_lock_irqsave(&card->thread_mask_lock, flags);
  958. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  959. (u8) card->thread_start_mask,
  960. (u8) card->thread_allowed_mask,
  961. (u8) card->thread_running_mask);
  962. rc = (card->thread_start_mask & thread);
  963. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  964. return rc;
  965. }
  966. static void qeth_start_kernel_thread(struct work_struct *work)
  967. {
  968. struct qeth_card *card = container_of(work, struct qeth_card,
  969. kernel_thread_starter);
  970. QETH_CARD_TEXT(card , 2, "strthrd");
  971. if (card->read.state != CH_STATE_UP &&
  972. card->write.state != CH_STATE_UP)
  973. return;
  974. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  975. kthread_run(card->discipline.recover, (void *) card,
  976. "qeth_recover");
  977. }
  978. static int qeth_setup_card(struct qeth_card *card)
  979. {
  980. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  981. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  982. card->read.state = CH_STATE_DOWN;
  983. card->write.state = CH_STATE_DOWN;
  984. card->data.state = CH_STATE_DOWN;
  985. card->state = CARD_STATE_DOWN;
  986. card->lan_online = 0;
  987. card->read_or_write_problem = 0;
  988. card->dev = NULL;
  989. spin_lock_init(&card->vlanlock);
  990. spin_lock_init(&card->mclock);
  991. card->vlangrp = NULL;
  992. spin_lock_init(&card->lock);
  993. spin_lock_init(&card->ip_lock);
  994. spin_lock_init(&card->thread_mask_lock);
  995. mutex_init(&card->conf_mutex);
  996. mutex_init(&card->discipline_mutex);
  997. card->thread_start_mask = 0;
  998. card->thread_allowed_mask = 0;
  999. card->thread_running_mask = 0;
  1000. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1001. INIT_LIST_HEAD(&card->ip_list);
  1002. INIT_LIST_HEAD(card->ip_tbd_list);
  1003. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1004. init_waitqueue_head(&card->wait_q);
  1005. /* initial options */
  1006. qeth_set_intial_options(card);
  1007. /* IP address takeover */
  1008. INIT_LIST_HEAD(&card->ipato.entries);
  1009. card->ipato.enabled = 0;
  1010. card->ipato.invert4 = 0;
  1011. card->ipato.invert6 = 0;
  1012. /* init QDIO stuff */
  1013. qeth_init_qdio_info(card);
  1014. return 0;
  1015. }
  1016. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1017. {
  1018. struct qeth_card *card = container_of(slr, struct qeth_card,
  1019. qeth_service_level);
  1020. if (card->info.mcl_level[0])
  1021. seq_printf(m, "qeth: %s firmware level %s\n",
  1022. CARD_BUS_ID(card), card->info.mcl_level);
  1023. }
  1024. static struct qeth_card *qeth_alloc_card(void)
  1025. {
  1026. struct qeth_card *card;
  1027. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1028. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1029. if (!card)
  1030. goto out;
  1031. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1032. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1033. if (!card->ip_tbd_list) {
  1034. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1035. goto out_card;
  1036. }
  1037. if (qeth_setup_channel(&card->read))
  1038. goto out_ip;
  1039. if (qeth_setup_channel(&card->write))
  1040. goto out_channel;
  1041. card->options.layer2 = -1;
  1042. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1043. register_service_level(&card->qeth_service_level);
  1044. return card;
  1045. out_channel:
  1046. qeth_clean_channel(&card->read);
  1047. out_ip:
  1048. kfree(card->ip_tbd_list);
  1049. out_card:
  1050. kfree(card);
  1051. out:
  1052. return NULL;
  1053. }
  1054. static int qeth_determine_card_type(struct qeth_card *card)
  1055. {
  1056. int i = 0;
  1057. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1058. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1059. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1060. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1061. if ((CARD_RDEV(card)->id.dev_type ==
  1062. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1063. (CARD_RDEV(card)->id.dev_model ==
  1064. known_devices[i][QETH_DEV_MODEL_IND])) {
  1065. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1066. card->qdio.no_out_queues =
  1067. known_devices[i][QETH_QUEUE_NO_IND];
  1068. card->info.is_multicast_different =
  1069. known_devices[i][QETH_MULTICAST_IND];
  1070. qeth_get_channel_path_desc(card);
  1071. return 0;
  1072. }
  1073. i++;
  1074. }
  1075. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1076. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1077. "unknown type\n");
  1078. return -ENOENT;
  1079. }
  1080. static int qeth_clear_channel(struct qeth_channel *channel)
  1081. {
  1082. unsigned long flags;
  1083. struct qeth_card *card;
  1084. int rc;
  1085. card = CARD_FROM_CDEV(channel->ccwdev);
  1086. QETH_CARD_TEXT(card, 3, "clearch");
  1087. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1088. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1089. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1090. if (rc)
  1091. return rc;
  1092. rc = wait_event_interruptible_timeout(card->wait_q,
  1093. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1094. if (rc == -ERESTARTSYS)
  1095. return rc;
  1096. if (channel->state != CH_STATE_STOPPED)
  1097. return -ETIME;
  1098. channel->state = CH_STATE_DOWN;
  1099. return 0;
  1100. }
  1101. static int qeth_halt_channel(struct qeth_channel *channel)
  1102. {
  1103. unsigned long flags;
  1104. struct qeth_card *card;
  1105. int rc;
  1106. card = CARD_FROM_CDEV(channel->ccwdev);
  1107. QETH_CARD_TEXT(card, 3, "haltch");
  1108. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1109. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1110. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1111. if (rc)
  1112. return rc;
  1113. rc = wait_event_interruptible_timeout(card->wait_q,
  1114. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1115. if (rc == -ERESTARTSYS)
  1116. return rc;
  1117. if (channel->state != CH_STATE_HALTED)
  1118. return -ETIME;
  1119. return 0;
  1120. }
  1121. static int qeth_halt_channels(struct qeth_card *card)
  1122. {
  1123. int rc1 = 0, rc2 = 0, rc3 = 0;
  1124. QETH_CARD_TEXT(card, 3, "haltchs");
  1125. rc1 = qeth_halt_channel(&card->read);
  1126. rc2 = qeth_halt_channel(&card->write);
  1127. rc3 = qeth_halt_channel(&card->data);
  1128. if (rc1)
  1129. return rc1;
  1130. if (rc2)
  1131. return rc2;
  1132. return rc3;
  1133. }
  1134. static int qeth_clear_channels(struct qeth_card *card)
  1135. {
  1136. int rc1 = 0, rc2 = 0, rc3 = 0;
  1137. QETH_CARD_TEXT(card, 3, "clearchs");
  1138. rc1 = qeth_clear_channel(&card->read);
  1139. rc2 = qeth_clear_channel(&card->write);
  1140. rc3 = qeth_clear_channel(&card->data);
  1141. if (rc1)
  1142. return rc1;
  1143. if (rc2)
  1144. return rc2;
  1145. return rc3;
  1146. }
  1147. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1148. {
  1149. int rc = 0;
  1150. QETH_CARD_TEXT(card, 3, "clhacrd");
  1151. if (halt)
  1152. rc = qeth_halt_channels(card);
  1153. if (rc)
  1154. return rc;
  1155. return qeth_clear_channels(card);
  1156. }
  1157. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1158. {
  1159. int rc = 0;
  1160. QETH_CARD_TEXT(card, 3, "qdioclr");
  1161. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1162. QETH_QDIO_CLEANING)) {
  1163. case QETH_QDIO_ESTABLISHED:
  1164. if (card->info.type == QETH_CARD_TYPE_IQD)
  1165. rc = qdio_shutdown(CARD_DDEV(card),
  1166. QDIO_FLAG_CLEANUP_USING_HALT);
  1167. else
  1168. rc = qdio_shutdown(CARD_DDEV(card),
  1169. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1170. if (rc)
  1171. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1172. qdio_free(CARD_DDEV(card));
  1173. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1174. break;
  1175. case QETH_QDIO_CLEANING:
  1176. return rc;
  1177. default:
  1178. break;
  1179. }
  1180. rc = qeth_clear_halt_card(card, use_halt);
  1181. if (rc)
  1182. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1183. card->state = CARD_STATE_DOWN;
  1184. return rc;
  1185. }
  1186. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1187. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1188. int *length)
  1189. {
  1190. struct ciw *ciw;
  1191. char *rcd_buf;
  1192. int ret;
  1193. struct qeth_channel *channel = &card->data;
  1194. unsigned long flags;
  1195. /*
  1196. * scan for RCD command in extended SenseID data
  1197. */
  1198. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1199. if (!ciw || ciw->cmd == 0)
  1200. return -EOPNOTSUPP;
  1201. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1202. if (!rcd_buf)
  1203. return -ENOMEM;
  1204. channel->ccw.cmd_code = ciw->cmd;
  1205. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1206. channel->ccw.count = ciw->count;
  1207. channel->ccw.flags = CCW_FLAG_SLI;
  1208. channel->state = CH_STATE_RCD;
  1209. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1210. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1211. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1212. QETH_RCD_TIMEOUT);
  1213. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1214. if (!ret)
  1215. wait_event(card->wait_q,
  1216. (channel->state == CH_STATE_RCD_DONE ||
  1217. channel->state == CH_STATE_DOWN));
  1218. if (channel->state == CH_STATE_DOWN)
  1219. ret = -EIO;
  1220. else
  1221. channel->state = CH_STATE_DOWN;
  1222. if (ret) {
  1223. kfree(rcd_buf);
  1224. *buffer = NULL;
  1225. *length = 0;
  1226. } else {
  1227. *length = ciw->count;
  1228. *buffer = rcd_buf;
  1229. }
  1230. return ret;
  1231. }
  1232. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1233. {
  1234. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1235. card->info.chpid = prcd[30];
  1236. card->info.unit_addr2 = prcd[31];
  1237. card->info.cula = prcd[63];
  1238. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1239. (prcd[0x11] == _ascebc['M']));
  1240. }
  1241. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1242. {
  1243. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1244. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 && prcd[76] == 0xF5) {
  1245. card->info.blkt.time_total = 250;
  1246. card->info.blkt.inter_packet = 5;
  1247. card->info.blkt.inter_packet_jumbo = 15;
  1248. } else {
  1249. card->info.blkt.time_total = 0;
  1250. card->info.blkt.inter_packet = 0;
  1251. card->info.blkt.inter_packet_jumbo = 0;
  1252. }
  1253. }
  1254. static void qeth_init_tokens(struct qeth_card *card)
  1255. {
  1256. card->token.issuer_rm_w = 0x00010103UL;
  1257. card->token.cm_filter_w = 0x00010108UL;
  1258. card->token.cm_connection_w = 0x0001010aUL;
  1259. card->token.ulp_filter_w = 0x0001010bUL;
  1260. card->token.ulp_connection_w = 0x0001010dUL;
  1261. }
  1262. static void qeth_init_func_level(struct qeth_card *card)
  1263. {
  1264. switch (card->info.type) {
  1265. case QETH_CARD_TYPE_IQD:
  1266. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1267. break;
  1268. case QETH_CARD_TYPE_OSD:
  1269. case QETH_CARD_TYPE_OSN:
  1270. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1271. break;
  1272. default:
  1273. break;
  1274. }
  1275. }
  1276. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1277. void (*idx_reply_cb)(struct qeth_channel *,
  1278. struct qeth_cmd_buffer *))
  1279. {
  1280. struct qeth_cmd_buffer *iob;
  1281. unsigned long flags;
  1282. int rc;
  1283. struct qeth_card *card;
  1284. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1285. card = CARD_FROM_CDEV(channel->ccwdev);
  1286. iob = qeth_get_buffer(channel);
  1287. iob->callback = idx_reply_cb;
  1288. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1289. channel->ccw.count = QETH_BUFSIZE;
  1290. channel->ccw.cda = (__u32) __pa(iob->data);
  1291. wait_event(card->wait_q,
  1292. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1293. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1294. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1295. rc = ccw_device_start(channel->ccwdev,
  1296. &channel->ccw, (addr_t) iob, 0, 0);
  1297. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1298. if (rc) {
  1299. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1300. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1301. atomic_set(&channel->irq_pending, 0);
  1302. wake_up(&card->wait_q);
  1303. return rc;
  1304. }
  1305. rc = wait_event_interruptible_timeout(card->wait_q,
  1306. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1307. if (rc == -ERESTARTSYS)
  1308. return rc;
  1309. if (channel->state != CH_STATE_UP) {
  1310. rc = -ETIME;
  1311. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1312. qeth_clear_cmd_buffers(channel);
  1313. } else
  1314. rc = 0;
  1315. return rc;
  1316. }
  1317. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1318. void (*idx_reply_cb)(struct qeth_channel *,
  1319. struct qeth_cmd_buffer *))
  1320. {
  1321. struct qeth_card *card;
  1322. struct qeth_cmd_buffer *iob;
  1323. unsigned long flags;
  1324. __u16 temp;
  1325. __u8 tmp;
  1326. int rc;
  1327. struct ccw_dev_id temp_devid;
  1328. card = CARD_FROM_CDEV(channel->ccwdev);
  1329. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1330. iob = qeth_get_buffer(channel);
  1331. iob->callback = idx_reply_cb;
  1332. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1333. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1334. channel->ccw.cda = (__u32) __pa(iob->data);
  1335. if (channel == &card->write) {
  1336. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1337. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1338. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1339. card->seqno.trans_hdr++;
  1340. } else {
  1341. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1342. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1343. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1344. }
  1345. tmp = ((__u8)card->info.portno) | 0x80;
  1346. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1347. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1348. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1349. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1350. &card->info.func_level, sizeof(__u16));
  1351. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1352. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1353. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1354. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1355. wait_event(card->wait_q,
  1356. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1357. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1358. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1359. rc = ccw_device_start(channel->ccwdev,
  1360. &channel->ccw, (addr_t) iob, 0, 0);
  1361. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1362. if (rc) {
  1363. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1364. rc);
  1365. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1366. atomic_set(&channel->irq_pending, 0);
  1367. wake_up(&card->wait_q);
  1368. return rc;
  1369. }
  1370. rc = wait_event_interruptible_timeout(card->wait_q,
  1371. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1372. if (rc == -ERESTARTSYS)
  1373. return rc;
  1374. if (channel->state != CH_STATE_ACTIVATING) {
  1375. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1376. " failed to recover an error on the device\n");
  1377. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1378. dev_name(&channel->ccwdev->dev));
  1379. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1380. qeth_clear_cmd_buffers(channel);
  1381. return -ETIME;
  1382. }
  1383. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1384. }
  1385. static int qeth_peer_func_level(int level)
  1386. {
  1387. if ((level & 0xff) == 8)
  1388. return (level & 0xff) + 0x400;
  1389. if (((level >> 8) & 3) == 1)
  1390. return (level & 0xff) + 0x200;
  1391. return level;
  1392. }
  1393. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1394. struct qeth_cmd_buffer *iob)
  1395. {
  1396. struct qeth_card *card;
  1397. __u16 temp;
  1398. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1399. if (channel->state == CH_STATE_DOWN) {
  1400. channel->state = CH_STATE_ACTIVATING;
  1401. goto out;
  1402. }
  1403. card = CARD_FROM_CDEV(channel->ccwdev);
  1404. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1405. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1406. dev_err(&card->write.ccwdev->dev,
  1407. "The adapter is used exclusively by another "
  1408. "host\n");
  1409. else
  1410. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1411. " negative reply\n",
  1412. dev_name(&card->write.ccwdev->dev));
  1413. goto out;
  1414. }
  1415. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1416. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1417. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1418. "function level mismatch (sent: 0x%x, received: "
  1419. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1420. card->info.func_level, temp);
  1421. goto out;
  1422. }
  1423. channel->state = CH_STATE_UP;
  1424. out:
  1425. qeth_release_buffer(channel, iob);
  1426. }
  1427. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1428. struct qeth_cmd_buffer *iob)
  1429. {
  1430. struct qeth_card *card;
  1431. __u16 temp;
  1432. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1433. if (channel->state == CH_STATE_DOWN) {
  1434. channel->state = CH_STATE_ACTIVATING;
  1435. goto out;
  1436. }
  1437. card = CARD_FROM_CDEV(channel->ccwdev);
  1438. if (qeth_check_idx_response(card, iob->data))
  1439. goto out;
  1440. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1441. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1442. case QETH_IDX_ACT_ERR_EXCL:
  1443. dev_err(&card->write.ccwdev->dev,
  1444. "The adapter is used exclusively by another "
  1445. "host\n");
  1446. break;
  1447. case QETH_IDX_ACT_ERR_AUTH:
  1448. case QETH_IDX_ACT_ERR_AUTH_USER:
  1449. dev_err(&card->read.ccwdev->dev,
  1450. "Setting the device online failed because of "
  1451. "insufficient authorization\n");
  1452. break;
  1453. default:
  1454. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1455. " negative reply\n",
  1456. dev_name(&card->read.ccwdev->dev));
  1457. }
  1458. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1459. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1460. goto out;
  1461. }
  1462. /**
  1463. * * temporary fix for microcode bug
  1464. * * to revert it,replace OR by AND
  1465. * */
  1466. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1467. (card->info.type == QETH_CARD_TYPE_OSD))
  1468. card->info.portname_required = 1;
  1469. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1470. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1471. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1472. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1473. dev_name(&card->read.ccwdev->dev),
  1474. card->info.func_level, temp);
  1475. goto out;
  1476. }
  1477. memcpy(&card->token.issuer_rm_r,
  1478. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1479. QETH_MPC_TOKEN_LENGTH);
  1480. memcpy(&card->info.mcl_level[0],
  1481. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1482. channel->state = CH_STATE_UP;
  1483. out:
  1484. qeth_release_buffer(channel, iob);
  1485. }
  1486. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1487. struct qeth_cmd_buffer *iob)
  1488. {
  1489. qeth_setup_ccw(&card->write, iob->data, len);
  1490. iob->callback = qeth_release_buffer;
  1491. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1492. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1493. card->seqno.trans_hdr++;
  1494. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1495. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1496. card->seqno.pdu_hdr++;
  1497. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1498. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1499. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1500. }
  1501. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1502. int qeth_send_control_data(struct qeth_card *card, int len,
  1503. struct qeth_cmd_buffer *iob,
  1504. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1505. unsigned long),
  1506. void *reply_param)
  1507. {
  1508. int rc;
  1509. unsigned long flags;
  1510. struct qeth_reply *reply = NULL;
  1511. unsigned long timeout, event_timeout;
  1512. struct qeth_ipa_cmd *cmd;
  1513. QETH_CARD_TEXT(card, 2, "sendctl");
  1514. if (card->read_or_write_problem) {
  1515. qeth_release_buffer(iob->channel, iob);
  1516. return -EIO;
  1517. }
  1518. reply = qeth_alloc_reply(card);
  1519. if (!reply) {
  1520. return -ENOMEM;
  1521. }
  1522. reply->callback = reply_cb;
  1523. reply->param = reply_param;
  1524. if (card->state == CARD_STATE_DOWN)
  1525. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1526. else
  1527. reply->seqno = card->seqno.ipa++;
  1528. init_waitqueue_head(&reply->wait_q);
  1529. spin_lock_irqsave(&card->lock, flags);
  1530. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1531. spin_unlock_irqrestore(&card->lock, flags);
  1532. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1533. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1534. qeth_prepare_control_data(card, len, iob);
  1535. if (IS_IPA(iob->data))
  1536. event_timeout = QETH_IPA_TIMEOUT;
  1537. else
  1538. event_timeout = QETH_TIMEOUT;
  1539. timeout = jiffies + event_timeout;
  1540. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1541. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1542. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1543. (addr_t) iob, 0, 0);
  1544. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1545. if (rc) {
  1546. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1547. "ccw_device_start rc = %i\n",
  1548. dev_name(&card->write.ccwdev->dev), rc);
  1549. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1550. spin_lock_irqsave(&card->lock, flags);
  1551. list_del_init(&reply->list);
  1552. qeth_put_reply(reply);
  1553. spin_unlock_irqrestore(&card->lock, flags);
  1554. qeth_release_buffer(iob->channel, iob);
  1555. atomic_set(&card->write.irq_pending, 0);
  1556. wake_up(&card->wait_q);
  1557. return rc;
  1558. }
  1559. /* we have only one long running ipassist, since we can ensure
  1560. process context of this command we can sleep */
  1561. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1562. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1563. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1564. if (!wait_event_timeout(reply->wait_q,
  1565. atomic_read(&reply->received), event_timeout))
  1566. goto time_err;
  1567. } else {
  1568. while (!atomic_read(&reply->received)) {
  1569. if (time_after(jiffies, timeout))
  1570. goto time_err;
  1571. cpu_relax();
  1572. };
  1573. }
  1574. if (reply->rc == -EIO)
  1575. goto error;
  1576. rc = reply->rc;
  1577. qeth_put_reply(reply);
  1578. return rc;
  1579. time_err:
  1580. reply->rc = -ETIME;
  1581. spin_lock_irqsave(&reply->card->lock, flags);
  1582. list_del_init(&reply->list);
  1583. spin_unlock_irqrestore(&reply->card->lock, flags);
  1584. atomic_inc(&reply->received);
  1585. error:
  1586. atomic_set(&card->write.irq_pending, 0);
  1587. qeth_release_buffer(iob->channel, iob);
  1588. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1589. rc = reply->rc;
  1590. qeth_put_reply(reply);
  1591. return rc;
  1592. }
  1593. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1594. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1595. unsigned long data)
  1596. {
  1597. struct qeth_cmd_buffer *iob;
  1598. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1599. iob = (struct qeth_cmd_buffer *) data;
  1600. memcpy(&card->token.cm_filter_r,
  1601. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1602. QETH_MPC_TOKEN_LENGTH);
  1603. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1604. return 0;
  1605. }
  1606. static int qeth_cm_enable(struct qeth_card *card)
  1607. {
  1608. int rc;
  1609. struct qeth_cmd_buffer *iob;
  1610. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1611. iob = qeth_wait_for_buffer(&card->write);
  1612. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1613. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1614. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1615. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1616. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1617. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1618. qeth_cm_enable_cb, NULL);
  1619. return rc;
  1620. }
  1621. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1622. unsigned long data)
  1623. {
  1624. struct qeth_cmd_buffer *iob;
  1625. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1626. iob = (struct qeth_cmd_buffer *) data;
  1627. memcpy(&card->token.cm_connection_r,
  1628. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1629. QETH_MPC_TOKEN_LENGTH);
  1630. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1631. return 0;
  1632. }
  1633. static int qeth_cm_setup(struct qeth_card *card)
  1634. {
  1635. int rc;
  1636. struct qeth_cmd_buffer *iob;
  1637. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1638. iob = qeth_wait_for_buffer(&card->write);
  1639. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1640. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1641. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1642. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1643. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1644. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1645. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1646. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1647. qeth_cm_setup_cb, NULL);
  1648. return rc;
  1649. }
  1650. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1651. {
  1652. switch (card->info.type) {
  1653. case QETH_CARD_TYPE_UNKNOWN:
  1654. return 1500;
  1655. case QETH_CARD_TYPE_IQD:
  1656. return card->info.max_mtu;
  1657. case QETH_CARD_TYPE_OSD:
  1658. switch (card->info.link_type) {
  1659. case QETH_LINK_TYPE_HSTR:
  1660. case QETH_LINK_TYPE_LANE_TR:
  1661. return 2000;
  1662. default:
  1663. return 1492;
  1664. }
  1665. case QETH_CARD_TYPE_OSM:
  1666. case QETH_CARD_TYPE_OSX:
  1667. return 1492;
  1668. default:
  1669. return 1500;
  1670. }
  1671. }
  1672. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1673. {
  1674. switch (framesize) {
  1675. case 0x4000:
  1676. return 8192;
  1677. case 0x6000:
  1678. return 16384;
  1679. case 0xa000:
  1680. return 32768;
  1681. case 0xffff:
  1682. return 57344;
  1683. default:
  1684. return 0;
  1685. }
  1686. }
  1687. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1688. {
  1689. switch (card->info.type) {
  1690. case QETH_CARD_TYPE_OSD:
  1691. case QETH_CARD_TYPE_OSM:
  1692. case QETH_CARD_TYPE_OSX:
  1693. case QETH_CARD_TYPE_IQD:
  1694. return ((mtu >= 576) &&
  1695. (mtu <= card->info.max_mtu));
  1696. case QETH_CARD_TYPE_OSN:
  1697. case QETH_CARD_TYPE_UNKNOWN:
  1698. default:
  1699. return 1;
  1700. }
  1701. }
  1702. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1703. unsigned long data)
  1704. {
  1705. __u16 mtu, framesize;
  1706. __u16 len;
  1707. __u8 link_type;
  1708. struct qeth_cmd_buffer *iob;
  1709. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1710. iob = (struct qeth_cmd_buffer *) data;
  1711. memcpy(&card->token.ulp_filter_r,
  1712. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1713. QETH_MPC_TOKEN_LENGTH);
  1714. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1715. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1716. mtu = qeth_get_mtu_outof_framesize(framesize);
  1717. if (!mtu) {
  1718. iob->rc = -EINVAL;
  1719. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1720. return 0;
  1721. }
  1722. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1723. /* frame size has changed */
  1724. if (card->dev &&
  1725. ((card->dev->mtu == card->info.initial_mtu) ||
  1726. (card->dev->mtu > mtu)))
  1727. card->dev->mtu = mtu;
  1728. qeth_free_qdio_buffers(card);
  1729. }
  1730. card->info.initial_mtu = mtu;
  1731. card->info.max_mtu = mtu;
  1732. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1733. } else {
  1734. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1735. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1736. iob->data);
  1737. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1738. }
  1739. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1740. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1741. memcpy(&link_type,
  1742. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1743. card->info.link_type = link_type;
  1744. } else
  1745. card->info.link_type = 0;
  1746. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  1747. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1748. return 0;
  1749. }
  1750. static int qeth_ulp_enable(struct qeth_card *card)
  1751. {
  1752. int rc;
  1753. char prot_type;
  1754. struct qeth_cmd_buffer *iob;
  1755. /*FIXME: trace view callbacks*/
  1756. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1757. iob = qeth_wait_for_buffer(&card->write);
  1758. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1759. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1760. (__u8) card->info.portno;
  1761. if (card->options.layer2)
  1762. if (card->info.type == QETH_CARD_TYPE_OSN)
  1763. prot_type = QETH_PROT_OSN2;
  1764. else
  1765. prot_type = QETH_PROT_LAYER2;
  1766. else
  1767. prot_type = QETH_PROT_TCPIP;
  1768. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1769. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1770. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1771. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1772. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1773. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1774. card->info.portname, 9);
  1775. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1776. qeth_ulp_enable_cb, NULL);
  1777. return rc;
  1778. }
  1779. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1780. unsigned long data)
  1781. {
  1782. struct qeth_cmd_buffer *iob;
  1783. int rc = 0;
  1784. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1785. iob = (struct qeth_cmd_buffer *) data;
  1786. memcpy(&card->token.ulp_connection_r,
  1787. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1788. QETH_MPC_TOKEN_LENGTH);
  1789. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1790. 3)) {
  1791. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  1792. dev_err(&card->gdev->dev, "A connection could not be "
  1793. "established because of an OLM limit\n");
  1794. iob->rc = -EMLINK;
  1795. }
  1796. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1797. return rc;
  1798. }
  1799. static int qeth_ulp_setup(struct qeth_card *card)
  1800. {
  1801. int rc;
  1802. __u16 temp;
  1803. struct qeth_cmd_buffer *iob;
  1804. struct ccw_dev_id dev_id;
  1805. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1806. iob = qeth_wait_for_buffer(&card->write);
  1807. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1808. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1809. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1810. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1811. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1812. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1813. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1814. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1815. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1816. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1817. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1818. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1819. qeth_ulp_setup_cb, NULL);
  1820. return rc;
  1821. }
  1822. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1823. {
  1824. int i, j;
  1825. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1826. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1827. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1828. return 0;
  1829. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1830. GFP_KERNEL);
  1831. if (!card->qdio.in_q)
  1832. goto out_nomem;
  1833. QETH_DBF_TEXT(SETUP, 2, "inq");
  1834. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1835. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1836. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1837. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1838. card->qdio.in_q->bufs[i].buffer =
  1839. &card->qdio.in_q->qdio_bufs[i];
  1840. /* inbound buffer pool */
  1841. if (qeth_alloc_buffer_pool(card))
  1842. goto out_freeinq;
  1843. /* outbound */
  1844. card->qdio.out_qs =
  1845. kmalloc(card->qdio.no_out_queues *
  1846. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1847. if (!card->qdio.out_qs)
  1848. goto out_freepool;
  1849. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1850. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1851. GFP_KERNEL);
  1852. if (!card->qdio.out_qs[i])
  1853. goto out_freeoutq;
  1854. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1855. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1856. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1857. card->qdio.out_qs[i]->queue_no = i;
  1858. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1859. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1860. card->qdio.out_qs[i]->bufs[j].buffer =
  1861. &card->qdio.out_qs[i]->qdio_bufs[j];
  1862. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1863. skb_list);
  1864. lockdep_set_class(
  1865. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1866. &qdio_out_skb_queue_key);
  1867. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1868. }
  1869. }
  1870. return 0;
  1871. out_freeoutq:
  1872. while (i > 0)
  1873. kfree(card->qdio.out_qs[--i]);
  1874. kfree(card->qdio.out_qs);
  1875. card->qdio.out_qs = NULL;
  1876. out_freepool:
  1877. qeth_free_buffer_pool(card);
  1878. out_freeinq:
  1879. kfree(card->qdio.in_q);
  1880. card->qdio.in_q = NULL;
  1881. out_nomem:
  1882. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1883. return -ENOMEM;
  1884. }
  1885. static void qeth_create_qib_param_field(struct qeth_card *card,
  1886. char *param_field)
  1887. {
  1888. param_field[0] = _ascebc['P'];
  1889. param_field[1] = _ascebc['C'];
  1890. param_field[2] = _ascebc['I'];
  1891. param_field[3] = _ascebc['T'];
  1892. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1893. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1894. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1895. }
  1896. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1897. char *param_field)
  1898. {
  1899. param_field[16] = _ascebc['B'];
  1900. param_field[17] = _ascebc['L'];
  1901. param_field[18] = _ascebc['K'];
  1902. param_field[19] = _ascebc['T'];
  1903. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1904. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1905. *((unsigned int *) (&param_field[28])) =
  1906. card->info.blkt.inter_packet_jumbo;
  1907. }
  1908. static int qeth_qdio_activate(struct qeth_card *card)
  1909. {
  1910. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1911. return qdio_activate(CARD_DDEV(card));
  1912. }
  1913. static int qeth_dm_act(struct qeth_card *card)
  1914. {
  1915. int rc;
  1916. struct qeth_cmd_buffer *iob;
  1917. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1918. iob = qeth_wait_for_buffer(&card->write);
  1919. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1920. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1921. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1922. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1923. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1924. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1925. return rc;
  1926. }
  1927. static int qeth_mpc_initialize(struct qeth_card *card)
  1928. {
  1929. int rc;
  1930. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1931. rc = qeth_issue_next_read(card);
  1932. if (rc) {
  1933. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1934. return rc;
  1935. }
  1936. rc = qeth_cm_enable(card);
  1937. if (rc) {
  1938. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1939. goto out_qdio;
  1940. }
  1941. rc = qeth_cm_setup(card);
  1942. if (rc) {
  1943. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1944. goto out_qdio;
  1945. }
  1946. rc = qeth_ulp_enable(card);
  1947. if (rc) {
  1948. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1949. goto out_qdio;
  1950. }
  1951. rc = qeth_ulp_setup(card);
  1952. if (rc) {
  1953. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1954. goto out_qdio;
  1955. }
  1956. rc = qeth_alloc_qdio_buffers(card);
  1957. if (rc) {
  1958. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1959. goto out_qdio;
  1960. }
  1961. rc = qeth_qdio_establish(card);
  1962. if (rc) {
  1963. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1964. qeth_free_qdio_buffers(card);
  1965. goto out_qdio;
  1966. }
  1967. rc = qeth_qdio_activate(card);
  1968. if (rc) {
  1969. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1970. goto out_qdio;
  1971. }
  1972. rc = qeth_dm_act(card);
  1973. if (rc) {
  1974. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1975. goto out_qdio;
  1976. }
  1977. return 0;
  1978. out_qdio:
  1979. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1980. return rc;
  1981. }
  1982. static void qeth_print_status_with_portname(struct qeth_card *card)
  1983. {
  1984. char dbf_text[15];
  1985. int i;
  1986. sprintf(dbf_text, "%s", card->info.portname + 1);
  1987. for (i = 0; i < 8; i++)
  1988. dbf_text[i] =
  1989. (char) _ebcasc[(__u8) dbf_text[i]];
  1990. dbf_text[8] = 0;
  1991. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  1992. "with link type %s (portname: %s)\n",
  1993. qeth_get_cardname(card),
  1994. (card->info.mcl_level[0]) ? " (level: " : "",
  1995. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1996. (card->info.mcl_level[0]) ? ")" : "",
  1997. qeth_get_cardname_short(card),
  1998. dbf_text);
  1999. }
  2000. static void qeth_print_status_no_portname(struct qeth_card *card)
  2001. {
  2002. if (card->info.portname[0])
  2003. dev_info(&card->gdev->dev, "Device is a%s "
  2004. "card%s%s%s\nwith link type %s "
  2005. "(no portname needed by interface).\n",
  2006. qeth_get_cardname(card),
  2007. (card->info.mcl_level[0]) ? " (level: " : "",
  2008. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2009. (card->info.mcl_level[0]) ? ")" : "",
  2010. qeth_get_cardname_short(card));
  2011. else
  2012. dev_info(&card->gdev->dev, "Device is a%s "
  2013. "card%s%s%s\nwith link type %s.\n",
  2014. qeth_get_cardname(card),
  2015. (card->info.mcl_level[0]) ? " (level: " : "",
  2016. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2017. (card->info.mcl_level[0]) ? ")" : "",
  2018. qeth_get_cardname_short(card));
  2019. }
  2020. void qeth_print_status_message(struct qeth_card *card)
  2021. {
  2022. switch (card->info.type) {
  2023. case QETH_CARD_TYPE_OSD:
  2024. case QETH_CARD_TYPE_OSM:
  2025. case QETH_CARD_TYPE_OSX:
  2026. /* VM will use a non-zero first character
  2027. * to indicate a HiperSockets like reporting
  2028. * of the level OSA sets the first character to zero
  2029. * */
  2030. if (!card->info.mcl_level[0]) {
  2031. sprintf(card->info.mcl_level, "%02x%02x",
  2032. card->info.mcl_level[2],
  2033. card->info.mcl_level[3]);
  2034. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2035. break;
  2036. }
  2037. /* fallthrough */
  2038. case QETH_CARD_TYPE_IQD:
  2039. if ((card->info.guestlan) ||
  2040. (card->info.mcl_level[0] & 0x80)) {
  2041. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2042. card->info.mcl_level[0]];
  2043. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2044. card->info.mcl_level[1]];
  2045. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2046. card->info.mcl_level[2]];
  2047. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2048. card->info.mcl_level[3]];
  2049. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2050. }
  2051. break;
  2052. default:
  2053. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2054. }
  2055. if (card->info.portname_required)
  2056. qeth_print_status_with_portname(card);
  2057. else
  2058. qeth_print_status_no_portname(card);
  2059. }
  2060. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2061. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2062. {
  2063. struct qeth_buffer_pool_entry *entry;
  2064. QETH_CARD_TEXT(card, 5, "inwrklst");
  2065. list_for_each_entry(entry,
  2066. &card->qdio.init_pool.entry_list, init_list) {
  2067. qeth_put_buffer_pool_entry(card, entry);
  2068. }
  2069. }
  2070. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2071. struct qeth_card *card)
  2072. {
  2073. struct list_head *plh;
  2074. struct qeth_buffer_pool_entry *entry;
  2075. int i, free;
  2076. struct page *page;
  2077. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2078. return NULL;
  2079. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2080. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2081. free = 1;
  2082. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2083. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2084. free = 0;
  2085. break;
  2086. }
  2087. }
  2088. if (free) {
  2089. list_del_init(&entry->list);
  2090. return entry;
  2091. }
  2092. }
  2093. /* no free buffer in pool so take first one and swap pages */
  2094. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2095. struct qeth_buffer_pool_entry, list);
  2096. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2097. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2098. page = alloc_page(GFP_ATOMIC);
  2099. if (!page) {
  2100. return NULL;
  2101. } else {
  2102. free_page((unsigned long)entry->elements[i]);
  2103. entry->elements[i] = page_address(page);
  2104. if (card->options.performance_stats)
  2105. card->perf_stats.sg_alloc_page_rx++;
  2106. }
  2107. }
  2108. }
  2109. list_del_init(&entry->list);
  2110. return entry;
  2111. }
  2112. static int qeth_init_input_buffer(struct qeth_card *card,
  2113. struct qeth_qdio_buffer *buf)
  2114. {
  2115. struct qeth_buffer_pool_entry *pool_entry;
  2116. int i;
  2117. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2118. if (!pool_entry)
  2119. return 1;
  2120. /*
  2121. * since the buffer is accessed only from the input_tasklet
  2122. * there shouldn't be a need to synchronize; also, since we use
  2123. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2124. * buffers
  2125. */
  2126. buf->pool_entry = pool_entry;
  2127. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2128. buf->buffer->element[i].length = PAGE_SIZE;
  2129. buf->buffer->element[i].addr = pool_entry->elements[i];
  2130. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2131. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2132. else
  2133. buf->buffer->element[i].eflags = 0;
  2134. buf->buffer->element[i].sflags = 0;
  2135. }
  2136. return 0;
  2137. }
  2138. int qeth_init_qdio_queues(struct qeth_card *card)
  2139. {
  2140. int i, j;
  2141. int rc;
  2142. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2143. /* inbound queue */
  2144. memset(card->qdio.in_q->qdio_bufs, 0,
  2145. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2146. qeth_initialize_working_pool_list(card);
  2147. /*give only as many buffers to hardware as we have buffer pool entries*/
  2148. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2149. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2150. card->qdio.in_q->next_buf_to_init =
  2151. card->qdio.in_buf_pool.buf_count - 1;
  2152. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2153. card->qdio.in_buf_pool.buf_count - 1);
  2154. if (rc) {
  2155. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2156. return rc;
  2157. }
  2158. /* outbound queue */
  2159. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2160. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2161. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2162. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2163. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2164. &card->qdio.out_qs[i]->bufs[j]);
  2165. }
  2166. card->qdio.out_qs[i]->card = card;
  2167. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2168. card->qdio.out_qs[i]->do_pack = 0;
  2169. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2170. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2171. atomic_set(&card->qdio.out_qs[i]->state,
  2172. QETH_OUT_Q_UNLOCKED);
  2173. }
  2174. return 0;
  2175. }
  2176. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2177. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2178. {
  2179. switch (link_type) {
  2180. case QETH_LINK_TYPE_HSTR:
  2181. return 2;
  2182. default:
  2183. return 1;
  2184. }
  2185. }
  2186. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2187. struct qeth_ipa_cmd *cmd, __u8 command,
  2188. enum qeth_prot_versions prot)
  2189. {
  2190. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2191. cmd->hdr.command = command;
  2192. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2193. cmd->hdr.seqno = card->seqno.ipa;
  2194. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2195. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2196. if (card->options.layer2)
  2197. cmd->hdr.prim_version_no = 2;
  2198. else
  2199. cmd->hdr.prim_version_no = 1;
  2200. cmd->hdr.param_count = 1;
  2201. cmd->hdr.prot_version = prot;
  2202. cmd->hdr.ipa_supported = 0;
  2203. cmd->hdr.ipa_enabled = 0;
  2204. }
  2205. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2206. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2207. {
  2208. struct qeth_cmd_buffer *iob;
  2209. struct qeth_ipa_cmd *cmd;
  2210. iob = qeth_wait_for_buffer(&card->write);
  2211. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2212. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2213. return iob;
  2214. }
  2215. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2216. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2217. char prot_type)
  2218. {
  2219. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2220. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2221. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2222. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2223. }
  2224. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2225. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2226. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2227. unsigned long),
  2228. void *reply_param)
  2229. {
  2230. int rc;
  2231. char prot_type;
  2232. QETH_CARD_TEXT(card, 4, "sendipa");
  2233. if (card->options.layer2)
  2234. if (card->info.type == QETH_CARD_TYPE_OSN)
  2235. prot_type = QETH_PROT_OSN2;
  2236. else
  2237. prot_type = QETH_PROT_LAYER2;
  2238. else
  2239. prot_type = QETH_PROT_TCPIP;
  2240. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2241. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2242. iob, reply_cb, reply_param);
  2243. if (rc == -ETIME) {
  2244. qeth_clear_ipacmd_list(card);
  2245. qeth_schedule_recovery(card);
  2246. }
  2247. return rc;
  2248. }
  2249. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2250. int qeth_send_startlan(struct qeth_card *card)
  2251. {
  2252. int rc;
  2253. struct qeth_cmd_buffer *iob;
  2254. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2255. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2256. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2257. return rc;
  2258. }
  2259. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2260. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2261. struct qeth_reply *reply, unsigned long data)
  2262. {
  2263. struct qeth_ipa_cmd *cmd;
  2264. QETH_CARD_TEXT(card, 4, "defadpcb");
  2265. cmd = (struct qeth_ipa_cmd *) data;
  2266. if (cmd->hdr.return_code == 0)
  2267. cmd->hdr.return_code =
  2268. cmd->data.setadapterparms.hdr.return_code;
  2269. return 0;
  2270. }
  2271. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2272. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2273. struct qeth_reply *reply, unsigned long data)
  2274. {
  2275. struct qeth_ipa_cmd *cmd;
  2276. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2277. cmd = (struct qeth_ipa_cmd *) data;
  2278. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2279. card->info.link_type =
  2280. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2281. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2282. }
  2283. card->options.adp.supported_funcs =
  2284. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2285. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2286. }
  2287. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2288. __u32 command, __u32 cmdlen)
  2289. {
  2290. struct qeth_cmd_buffer *iob;
  2291. struct qeth_ipa_cmd *cmd;
  2292. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2293. QETH_PROT_IPV4);
  2294. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2295. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2296. cmd->data.setadapterparms.hdr.command_code = command;
  2297. cmd->data.setadapterparms.hdr.used_total = 1;
  2298. cmd->data.setadapterparms.hdr.seq_no = 1;
  2299. return iob;
  2300. }
  2301. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2302. int qeth_query_setadapterparms(struct qeth_card *card)
  2303. {
  2304. int rc;
  2305. struct qeth_cmd_buffer *iob;
  2306. QETH_CARD_TEXT(card, 3, "queryadp");
  2307. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2308. sizeof(struct qeth_ipacmd_setadpparms));
  2309. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2310. return rc;
  2311. }
  2312. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2313. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2314. struct qeth_reply *reply, unsigned long data)
  2315. {
  2316. struct qeth_ipa_cmd *cmd;
  2317. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2318. cmd = (struct qeth_ipa_cmd *) data;
  2319. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2320. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2321. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2322. } else {
  2323. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2324. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2325. }
  2326. QETH_DBF_TEXT(SETUP, 2, "suppenbl");
  2327. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_supported);
  2328. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_enabled);
  2329. return 0;
  2330. }
  2331. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2332. {
  2333. int rc;
  2334. struct qeth_cmd_buffer *iob;
  2335. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2336. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2337. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2338. return rc;
  2339. }
  2340. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2341. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2342. struct qeth_reply *reply, unsigned long data)
  2343. {
  2344. struct qeth_ipa_cmd *cmd;
  2345. __u16 rc;
  2346. cmd = (struct qeth_ipa_cmd *)data;
  2347. rc = cmd->hdr.return_code;
  2348. if (rc)
  2349. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2350. else
  2351. card->info.diagass_support = cmd->data.diagass.ext;
  2352. return 0;
  2353. }
  2354. static int qeth_query_setdiagass(struct qeth_card *card)
  2355. {
  2356. struct qeth_cmd_buffer *iob;
  2357. struct qeth_ipa_cmd *cmd;
  2358. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2359. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2360. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2361. cmd->data.diagass.subcmd_len = 16;
  2362. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2363. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2364. }
  2365. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2366. {
  2367. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2368. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2369. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2370. struct ccw_dev_id ccwid;
  2371. int level, rc;
  2372. tid->chpid = card->info.chpid;
  2373. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2374. tid->ssid = ccwid.ssid;
  2375. tid->devno = ccwid.devno;
  2376. if (!info)
  2377. return;
  2378. rc = stsi(NULL, 0, 0, 0);
  2379. if (rc == -ENOSYS)
  2380. level = rc;
  2381. else
  2382. level = (((unsigned int) rc) >> 28);
  2383. if ((level >= 2) && (stsi(info222, 2, 2, 2) != -ENOSYS))
  2384. tid->lparnr = info222->lpar_number;
  2385. if ((level >= 3) && (stsi(info322, 3, 2, 2) != -ENOSYS)) {
  2386. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2387. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2388. }
  2389. free_page(info);
  2390. return;
  2391. }
  2392. static int qeth_hw_trap_cb(struct qeth_card *card,
  2393. struct qeth_reply *reply, unsigned long data)
  2394. {
  2395. struct qeth_ipa_cmd *cmd;
  2396. __u16 rc;
  2397. cmd = (struct qeth_ipa_cmd *)data;
  2398. rc = cmd->hdr.return_code;
  2399. if (rc)
  2400. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2401. return 0;
  2402. }
  2403. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2404. {
  2405. struct qeth_cmd_buffer *iob;
  2406. struct qeth_ipa_cmd *cmd;
  2407. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2408. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2409. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2410. cmd->data.diagass.subcmd_len = 80;
  2411. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2412. cmd->data.diagass.type = 1;
  2413. cmd->data.diagass.action = action;
  2414. switch (action) {
  2415. case QETH_DIAGS_TRAP_ARM:
  2416. cmd->data.diagass.options = 0x0003;
  2417. cmd->data.diagass.ext = 0x00010000 +
  2418. sizeof(struct qeth_trap_id);
  2419. qeth_get_trap_id(card,
  2420. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2421. break;
  2422. case QETH_DIAGS_TRAP_DISARM:
  2423. cmd->data.diagass.options = 0x0001;
  2424. break;
  2425. case QETH_DIAGS_TRAP_CAPTURE:
  2426. break;
  2427. }
  2428. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2429. }
  2430. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2431. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2432. unsigned int qdio_error, const char *dbftext)
  2433. {
  2434. if (qdio_error) {
  2435. QETH_CARD_TEXT(card, 2, dbftext);
  2436. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2437. buf->element[15].sflags);
  2438. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2439. buf->element[14].sflags);
  2440. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2441. if ((buf->element[15].sflags) == 0x12) {
  2442. card->stats.rx_dropped++;
  2443. return 0;
  2444. } else
  2445. return 1;
  2446. }
  2447. return 0;
  2448. }
  2449. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2450. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2451. {
  2452. struct qeth_qdio_q *queue = card->qdio.in_q;
  2453. int count;
  2454. int i;
  2455. int rc;
  2456. int newcount = 0;
  2457. count = (index < queue->next_buf_to_init)?
  2458. card->qdio.in_buf_pool.buf_count -
  2459. (queue->next_buf_to_init - index) :
  2460. card->qdio.in_buf_pool.buf_count -
  2461. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2462. /* only requeue at a certain threshold to avoid SIGAs */
  2463. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2464. for (i = queue->next_buf_to_init;
  2465. i < queue->next_buf_to_init + count; ++i) {
  2466. if (qeth_init_input_buffer(card,
  2467. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2468. break;
  2469. } else {
  2470. newcount++;
  2471. }
  2472. }
  2473. if (newcount < count) {
  2474. /* we are in memory shortage so we switch back to
  2475. traditional skb allocation and drop packages */
  2476. atomic_set(&card->force_alloc_skb, 3);
  2477. count = newcount;
  2478. } else {
  2479. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2480. }
  2481. /*
  2482. * according to old code it should be avoided to requeue all
  2483. * 128 buffers in order to benefit from PCI avoidance.
  2484. * this function keeps at least one buffer (the buffer at
  2485. * 'index') un-requeued -> this buffer is the first buffer that
  2486. * will be requeued the next time
  2487. */
  2488. if (card->options.performance_stats) {
  2489. card->perf_stats.inbound_do_qdio_cnt++;
  2490. card->perf_stats.inbound_do_qdio_start_time =
  2491. qeth_get_micros();
  2492. }
  2493. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2494. queue->next_buf_to_init, count);
  2495. if (card->options.performance_stats)
  2496. card->perf_stats.inbound_do_qdio_time +=
  2497. qeth_get_micros() -
  2498. card->perf_stats.inbound_do_qdio_start_time;
  2499. if (rc) {
  2500. dev_warn(&card->gdev->dev,
  2501. "QDIO reported an error, rc=%i\n", rc);
  2502. QETH_CARD_TEXT(card, 2, "qinberr");
  2503. }
  2504. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2505. QDIO_MAX_BUFFERS_PER_Q;
  2506. }
  2507. }
  2508. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2509. static int qeth_handle_send_error(struct qeth_card *card,
  2510. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2511. {
  2512. int sbalf15 = buffer->buffer->element[15].sflags;
  2513. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2514. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2515. if (sbalf15 == 0) {
  2516. qdio_err = 0;
  2517. } else {
  2518. qdio_err = 1;
  2519. }
  2520. }
  2521. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2522. if (!qdio_err)
  2523. return QETH_SEND_ERROR_NONE;
  2524. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2525. return QETH_SEND_ERROR_RETRY;
  2526. QETH_CARD_TEXT(card, 1, "lnkfail");
  2527. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2528. (u16)qdio_err, (u8)sbalf15);
  2529. return QETH_SEND_ERROR_LINK_FAILURE;
  2530. }
  2531. /*
  2532. * Switched to packing state if the number of used buffers on a queue
  2533. * reaches a certain limit.
  2534. */
  2535. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2536. {
  2537. if (!queue->do_pack) {
  2538. if (atomic_read(&queue->used_buffers)
  2539. >= QETH_HIGH_WATERMARK_PACK){
  2540. /* switch non-PACKING -> PACKING */
  2541. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2542. if (queue->card->options.performance_stats)
  2543. queue->card->perf_stats.sc_dp_p++;
  2544. queue->do_pack = 1;
  2545. }
  2546. }
  2547. }
  2548. /*
  2549. * Switches from packing to non-packing mode. If there is a packing
  2550. * buffer on the queue this buffer will be prepared to be flushed.
  2551. * In that case 1 is returned to inform the caller. If no buffer
  2552. * has to be flushed, zero is returned.
  2553. */
  2554. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2555. {
  2556. struct qeth_qdio_out_buffer *buffer;
  2557. int flush_count = 0;
  2558. if (queue->do_pack) {
  2559. if (atomic_read(&queue->used_buffers)
  2560. <= QETH_LOW_WATERMARK_PACK) {
  2561. /* switch PACKING -> non-PACKING */
  2562. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2563. if (queue->card->options.performance_stats)
  2564. queue->card->perf_stats.sc_p_dp++;
  2565. queue->do_pack = 0;
  2566. /* flush packing buffers */
  2567. buffer = &queue->bufs[queue->next_buf_to_fill];
  2568. if ((atomic_read(&buffer->state) ==
  2569. QETH_QDIO_BUF_EMPTY) &&
  2570. (buffer->next_element_to_fill > 0)) {
  2571. atomic_set(&buffer->state,
  2572. QETH_QDIO_BUF_PRIMED);
  2573. flush_count++;
  2574. queue->next_buf_to_fill =
  2575. (queue->next_buf_to_fill + 1) %
  2576. QDIO_MAX_BUFFERS_PER_Q;
  2577. }
  2578. }
  2579. }
  2580. return flush_count;
  2581. }
  2582. /*
  2583. * Called to flush a packing buffer if no more pci flags are on the queue.
  2584. * Checks if there is a packing buffer and prepares it to be flushed.
  2585. * In that case returns 1, otherwise zero.
  2586. */
  2587. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2588. {
  2589. struct qeth_qdio_out_buffer *buffer;
  2590. buffer = &queue->bufs[queue->next_buf_to_fill];
  2591. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2592. (buffer->next_element_to_fill > 0)) {
  2593. /* it's a packing buffer */
  2594. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2595. queue->next_buf_to_fill =
  2596. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2597. return 1;
  2598. }
  2599. return 0;
  2600. }
  2601. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2602. int count)
  2603. {
  2604. struct qeth_qdio_out_buffer *buf;
  2605. int rc;
  2606. int i;
  2607. unsigned int qdio_flags;
  2608. for (i = index; i < index + count; ++i) {
  2609. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2610. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2611. SBAL_EFLAGS_LAST_ENTRY;
  2612. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2613. continue;
  2614. if (!queue->do_pack) {
  2615. if ((atomic_read(&queue->used_buffers) >=
  2616. (QETH_HIGH_WATERMARK_PACK -
  2617. QETH_WATERMARK_PACK_FUZZ)) &&
  2618. !atomic_read(&queue->set_pci_flags_count)) {
  2619. /* it's likely that we'll go to packing
  2620. * mode soon */
  2621. atomic_inc(&queue->set_pci_flags_count);
  2622. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2623. }
  2624. } else {
  2625. if (!atomic_read(&queue->set_pci_flags_count)) {
  2626. /*
  2627. * there's no outstanding PCI any more, so we
  2628. * have to request a PCI to be sure the the PCI
  2629. * will wake at some time in the future then we
  2630. * can flush packed buffers that might still be
  2631. * hanging around, which can happen if no
  2632. * further send was requested by the stack
  2633. */
  2634. atomic_inc(&queue->set_pci_flags_count);
  2635. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2636. }
  2637. }
  2638. }
  2639. queue->card->dev->trans_start = jiffies;
  2640. if (queue->card->options.performance_stats) {
  2641. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2642. queue->card->perf_stats.outbound_do_qdio_start_time =
  2643. qeth_get_micros();
  2644. }
  2645. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2646. if (atomic_read(&queue->set_pci_flags_count))
  2647. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2648. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2649. queue->queue_no, index, count);
  2650. if (queue->card->options.performance_stats)
  2651. queue->card->perf_stats.outbound_do_qdio_time +=
  2652. qeth_get_micros() -
  2653. queue->card->perf_stats.outbound_do_qdio_start_time;
  2654. atomic_add(count, &queue->used_buffers);
  2655. if (rc) {
  2656. queue->card->stats.tx_errors += count;
  2657. /* ignore temporary SIGA errors without busy condition */
  2658. if (rc == QDIO_ERROR_SIGA_TARGET)
  2659. return;
  2660. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2661. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  2662. /* this must not happen under normal circumstances. if it
  2663. * happens something is really wrong -> recover */
  2664. qeth_schedule_recovery(queue->card);
  2665. return;
  2666. }
  2667. if (queue->card->options.performance_stats)
  2668. queue->card->perf_stats.bufs_sent += count;
  2669. }
  2670. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2671. {
  2672. int index;
  2673. int flush_cnt = 0;
  2674. int q_was_packing = 0;
  2675. /*
  2676. * check if weed have to switch to non-packing mode or if
  2677. * we have to get a pci flag out on the queue
  2678. */
  2679. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2680. !atomic_read(&queue->set_pci_flags_count)) {
  2681. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2682. QETH_OUT_Q_UNLOCKED) {
  2683. /*
  2684. * If we get in here, there was no action in
  2685. * do_send_packet. So, we check if there is a
  2686. * packing buffer to be flushed here.
  2687. */
  2688. netif_stop_queue(queue->card->dev);
  2689. index = queue->next_buf_to_fill;
  2690. q_was_packing = queue->do_pack;
  2691. /* queue->do_pack may change */
  2692. barrier();
  2693. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2694. if (!flush_cnt &&
  2695. !atomic_read(&queue->set_pci_flags_count))
  2696. flush_cnt +=
  2697. qeth_flush_buffers_on_no_pci(queue);
  2698. if (queue->card->options.performance_stats &&
  2699. q_was_packing)
  2700. queue->card->perf_stats.bufs_sent_pack +=
  2701. flush_cnt;
  2702. if (flush_cnt)
  2703. qeth_flush_buffers(queue, index, flush_cnt);
  2704. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2705. }
  2706. }
  2707. }
  2708. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  2709. unsigned long card_ptr)
  2710. {
  2711. struct qeth_card *card = (struct qeth_card *)card_ptr;
  2712. if (card->dev && (card->dev->flags & IFF_UP))
  2713. napi_schedule(&card->napi);
  2714. }
  2715. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  2716. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  2717. unsigned int queue, int first_element, int count,
  2718. unsigned long card_ptr)
  2719. {
  2720. struct qeth_card *card = (struct qeth_card *)card_ptr;
  2721. if (qdio_err)
  2722. qeth_schedule_recovery(card);
  2723. }
  2724. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  2725. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  2726. unsigned int qdio_error, int __queue, int first_element,
  2727. int count, unsigned long card_ptr)
  2728. {
  2729. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2730. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2731. struct qeth_qdio_out_buffer *buffer;
  2732. int i;
  2733. QETH_CARD_TEXT(card, 6, "qdouhdl");
  2734. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  2735. QETH_CARD_TEXT(card, 2, "achkcond");
  2736. netif_stop_queue(card->dev);
  2737. qeth_schedule_recovery(card);
  2738. return;
  2739. }
  2740. if (card->options.performance_stats) {
  2741. card->perf_stats.outbound_handler_cnt++;
  2742. card->perf_stats.outbound_handler_start_time =
  2743. qeth_get_micros();
  2744. }
  2745. for (i = first_element; i < (first_element + count); ++i) {
  2746. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2747. qeth_handle_send_error(card, buffer, qdio_error);
  2748. qeth_clear_output_buffer(queue, buffer);
  2749. }
  2750. atomic_sub(count, &queue->used_buffers);
  2751. /* check if we need to do something on this outbound queue */
  2752. if (card->info.type != QETH_CARD_TYPE_IQD)
  2753. qeth_check_outbound_queue(queue);
  2754. netif_wake_queue(queue->card->dev);
  2755. if (card->options.performance_stats)
  2756. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2757. card->perf_stats.outbound_handler_start_time;
  2758. }
  2759. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2760. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2761. int ipv, int cast_type)
  2762. {
  2763. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  2764. card->info.type == QETH_CARD_TYPE_OSX))
  2765. return card->qdio.default_out_queue;
  2766. switch (card->qdio.no_out_queues) {
  2767. case 4:
  2768. if (cast_type && card->info.is_multicast_different)
  2769. return card->info.is_multicast_different &
  2770. (card->qdio.no_out_queues - 1);
  2771. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2772. const u8 tos = ip_hdr(skb)->tos;
  2773. if (card->qdio.do_prio_queueing ==
  2774. QETH_PRIO_Q_ING_TOS) {
  2775. if (tos & IP_TOS_NOTIMPORTANT)
  2776. return 3;
  2777. if (tos & IP_TOS_HIGHRELIABILITY)
  2778. return 2;
  2779. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2780. return 1;
  2781. if (tos & IP_TOS_LOWDELAY)
  2782. return 0;
  2783. }
  2784. if (card->qdio.do_prio_queueing ==
  2785. QETH_PRIO_Q_ING_PREC)
  2786. return 3 - (tos >> 6);
  2787. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2788. /* TODO: IPv6!!! */
  2789. }
  2790. return card->qdio.default_out_queue;
  2791. case 1: /* fallthrough for single-out-queue 1920-device */
  2792. default:
  2793. return card->qdio.default_out_queue;
  2794. }
  2795. }
  2796. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2797. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2798. struct sk_buff *skb, int elems)
  2799. {
  2800. int dlen = skb->len - skb->data_len;
  2801. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  2802. PFN_DOWN((unsigned long)skb->data);
  2803. elements_needed += skb_shinfo(skb)->nr_frags;
  2804. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2805. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  2806. "(Number=%d / Length=%d). Discarded.\n",
  2807. (elements_needed+elems), skb->len);
  2808. return 0;
  2809. }
  2810. return elements_needed;
  2811. }
  2812. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2813. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  2814. {
  2815. int hroom, inpage, rest;
  2816. if (((unsigned long)skb->data & PAGE_MASK) !=
  2817. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  2818. hroom = skb_headroom(skb);
  2819. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  2820. rest = len - inpage;
  2821. if (rest > hroom)
  2822. return 1;
  2823. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  2824. skb->data -= rest;
  2825. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  2826. }
  2827. return 0;
  2828. }
  2829. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  2830. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  2831. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  2832. int offset)
  2833. {
  2834. int length = skb->len - skb->data_len;
  2835. int length_here;
  2836. int element;
  2837. char *data;
  2838. int first_lap, cnt;
  2839. struct skb_frag_struct *frag;
  2840. element = *next_element_to_fill;
  2841. data = skb->data;
  2842. first_lap = (is_tso == 0 ? 1 : 0);
  2843. if (offset >= 0) {
  2844. data = skb->data + offset;
  2845. length -= offset;
  2846. first_lap = 0;
  2847. }
  2848. while (length > 0) {
  2849. /* length_here is the remaining amount of data in this page */
  2850. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2851. if (length < length_here)
  2852. length_here = length;
  2853. buffer->element[element].addr = data;
  2854. buffer->element[element].length = length_here;
  2855. length -= length_here;
  2856. if (!length) {
  2857. if (first_lap)
  2858. if (skb_shinfo(skb)->nr_frags)
  2859. buffer->element[element].eflags =
  2860. SBAL_EFLAGS_FIRST_FRAG;
  2861. else
  2862. buffer->element[element].eflags = 0;
  2863. else
  2864. buffer->element[element].eflags =
  2865. SBAL_EFLAGS_MIDDLE_FRAG;
  2866. } else {
  2867. if (first_lap)
  2868. buffer->element[element].eflags =
  2869. SBAL_EFLAGS_FIRST_FRAG;
  2870. else
  2871. buffer->element[element].eflags =
  2872. SBAL_EFLAGS_MIDDLE_FRAG;
  2873. }
  2874. data += length_here;
  2875. element++;
  2876. first_lap = 0;
  2877. }
  2878. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  2879. frag = &skb_shinfo(skb)->frags[cnt];
  2880. buffer->element[element].addr = (char *)page_to_phys(frag->page)
  2881. + frag->page_offset;
  2882. buffer->element[element].length = frag->size;
  2883. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  2884. element++;
  2885. }
  2886. if (buffer->element[element - 1].eflags)
  2887. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  2888. *next_element_to_fill = element;
  2889. }
  2890. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2891. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  2892. struct qeth_hdr *hdr, int offset, int hd_len)
  2893. {
  2894. struct qdio_buffer *buffer;
  2895. int flush_cnt = 0, hdr_len, large_send = 0;
  2896. buffer = buf->buffer;
  2897. atomic_inc(&skb->users);
  2898. skb_queue_tail(&buf->skb_list, skb);
  2899. /*check first on TSO ....*/
  2900. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2901. int element = buf->next_element_to_fill;
  2902. hdr_len = sizeof(struct qeth_hdr_tso) +
  2903. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  2904. /*fill first buffer entry only with header information */
  2905. buffer->element[element].addr = skb->data;
  2906. buffer->element[element].length = hdr_len;
  2907. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  2908. buf->next_element_to_fill++;
  2909. skb->data += hdr_len;
  2910. skb->len -= hdr_len;
  2911. large_send = 1;
  2912. }
  2913. if (offset >= 0) {
  2914. int element = buf->next_element_to_fill;
  2915. buffer->element[element].addr = hdr;
  2916. buffer->element[element].length = sizeof(struct qeth_hdr) +
  2917. hd_len;
  2918. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  2919. buf->is_header[element] = 1;
  2920. buf->next_element_to_fill++;
  2921. }
  2922. __qeth_fill_buffer(skb, buffer, large_send,
  2923. (int *)&buf->next_element_to_fill, offset);
  2924. if (!queue->do_pack) {
  2925. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  2926. /* set state to PRIMED -> will be flushed */
  2927. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2928. flush_cnt = 1;
  2929. } else {
  2930. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  2931. if (queue->card->options.performance_stats)
  2932. queue->card->perf_stats.skbs_sent_pack++;
  2933. if (buf->next_element_to_fill >=
  2934. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2935. /*
  2936. * packed buffer if full -> set state PRIMED
  2937. * -> will be flushed
  2938. */
  2939. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2940. flush_cnt = 1;
  2941. }
  2942. }
  2943. return flush_cnt;
  2944. }
  2945. int qeth_do_send_packet_fast(struct qeth_card *card,
  2946. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2947. struct qeth_hdr *hdr, int elements_needed,
  2948. int offset, int hd_len)
  2949. {
  2950. struct qeth_qdio_out_buffer *buffer;
  2951. int index;
  2952. /* spin until we get the queue ... */
  2953. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2954. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2955. /* ... now we've got the queue */
  2956. index = queue->next_buf_to_fill;
  2957. buffer = &queue->bufs[queue->next_buf_to_fill];
  2958. /*
  2959. * check if buffer is empty to make sure that we do not 'overtake'
  2960. * ourselves and try to fill a buffer that is already primed
  2961. */
  2962. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2963. goto out;
  2964. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2965. QDIO_MAX_BUFFERS_PER_Q;
  2966. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2967. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  2968. qeth_flush_buffers(queue, index, 1);
  2969. return 0;
  2970. out:
  2971. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2972. return -EBUSY;
  2973. }
  2974. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2975. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2976. struct sk_buff *skb, struct qeth_hdr *hdr,
  2977. int elements_needed)
  2978. {
  2979. struct qeth_qdio_out_buffer *buffer;
  2980. int start_index;
  2981. int flush_count = 0;
  2982. int do_pack = 0;
  2983. int tmp;
  2984. int rc = 0;
  2985. /* spin until we get the queue ... */
  2986. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2987. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2988. start_index = queue->next_buf_to_fill;
  2989. buffer = &queue->bufs[queue->next_buf_to_fill];
  2990. /*
  2991. * check if buffer is empty to make sure that we do not 'overtake'
  2992. * ourselves and try to fill a buffer that is already primed
  2993. */
  2994. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2995. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2996. return -EBUSY;
  2997. }
  2998. /* check if we need to switch packing state of this queue */
  2999. qeth_switch_to_packing_if_needed(queue);
  3000. if (queue->do_pack) {
  3001. do_pack = 1;
  3002. /* does packet fit in current buffer? */
  3003. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3004. buffer->next_element_to_fill) < elements_needed) {
  3005. /* ... no -> set state PRIMED */
  3006. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3007. flush_count++;
  3008. queue->next_buf_to_fill =
  3009. (queue->next_buf_to_fill + 1) %
  3010. QDIO_MAX_BUFFERS_PER_Q;
  3011. buffer = &queue->bufs[queue->next_buf_to_fill];
  3012. /* we did a step forward, so check buffer state
  3013. * again */
  3014. if (atomic_read(&buffer->state) !=
  3015. QETH_QDIO_BUF_EMPTY) {
  3016. qeth_flush_buffers(queue, start_index,
  3017. flush_count);
  3018. atomic_set(&queue->state,
  3019. QETH_OUT_Q_UNLOCKED);
  3020. return -EBUSY;
  3021. }
  3022. }
  3023. }
  3024. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3025. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3026. QDIO_MAX_BUFFERS_PER_Q;
  3027. flush_count += tmp;
  3028. if (flush_count)
  3029. qeth_flush_buffers(queue, start_index, flush_count);
  3030. else if (!atomic_read(&queue->set_pci_flags_count))
  3031. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3032. /*
  3033. * queue->state will go from LOCKED -> UNLOCKED or from
  3034. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3035. * (switch packing state or flush buffer to get another pci flag out).
  3036. * In that case we will enter this loop
  3037. */
  3038. while (atomic_dec_return(&queue->state)) {
  3039. flush_count = 0;
  3040. start_index = queue->next_buf_to_fill;
  3041. /* check if we can go back to non-packing state */
  3042. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3043. /*
  3044. * check if we need to flush a packing buffer to get a pci
  3045. * flag out on the queue
  3046. */
  3047. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3048. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3049. if (flush_count)
  3050. qeth_flush_buffers(queue, start_index, flush_count);
  3051. }
  3052. /* at this point the queue is UNLOCKED again */
  3053. if (queue->card->options.performance_stats && do_pack)
  3054. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3055. return rc;
  3056. }
  3057. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3058. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3059. struct qeth_reply *reply, unsigned long data)
  3060. {
  3061. struct qeth_ipa_cmd *cmd;
  3062. struct qeth_ipacmd_setadpparms *setparms;
  3063. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3064. cmd = (struct qeth_ipa_cmd *) data;
  3065. setparms = &(cmd->data.setadapterparms);
  3066. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3067. if (cmd->hdr.return_code) {
  3068. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3069. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3070. }
  3071. card->info.promisc_mode = setparms->data.mode;
  3072. return 0;
  3073. }
  3074. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3075. {
  3076. enum qeth_ipa_promisc_modes mode;
  3077. struct net_device *dev = card->dev;
  3078. struct qeth_cmd_buffer *iob;
  3079. struct qeth_ipa_cmd *cmd;
  3080. QETH_CARD_TEXT(card, 4, "setprom");
  3081. if (((dev->flags & IFF_PROMISC) &&
  3082. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3083. (!(dev->flags & IFF_PROMISC) &&
  3084. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3085. return;
  3086. mode = SET_PROMISC_MODE_OFF;
  3087. if (dev->flags & IFF_PROMISC)
  3088. mode = SET_PROMISC_MODE_ON;
  3089. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3090. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3091. sizeof(struct qeth_ipacmd_setadpparms));
  3092. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3093. cmd->data.setadapterparms.data.mode = mode;
  3094. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3095. }
  3096. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3097. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3098. {
  3099. struct qeth_card *card;
  3100. char dbf_text[15];
  3101. card = dev->ml_priv;
  3102. QETH_CARD_TEXT(card, 4, "chgmtu");
  3103. sprintf(dbf_text, "%8x", new_mtu);
  3104. QETH_CARD_TEXT(card, 4, dbf_text);
  3105. if (new_mtu < 64)
  3106. return -EINVAL;
  3107. if (new_mtu > 65535)
  3108. return -EINVAL;
  3109. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3110. (!qeth_mtu_is_valid(card, new_mtu)))
  3111. return -EINVAL;
  3112. dev->mtu = new_mtu;
  3113. return 0;
  3114. }
  3115. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3116. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3117. {
  3118. struct qeth_card *card;
  3119. card = dev->ml_priv;
  3120. QETH_CARD_TEXT(card, 5, "getstat");
  3121. return &card->stats;
  3122. }
  3123. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3124. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3125. struct qeth_reply *reply, unsigned long data)
  3126. {
  3127. struct qeth_ipa_cmd *cmd;
  3128. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3129. cmd = (struct qeth_ipa_cmd *) data;
  3130. if (!card->options.layer2 ||
  3131. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3132. memcpy(card->dev->dev_addr,
  3133. &cmd->data.setadapterparms.data.change_addr.addr,
  3134. OSA_ADDR_LEN);
  3135. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3136. }
  3137. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3138. return 0;
  3139. }
  3140. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3141. {
  3142. int rc;
  3143. struct qeth_cmd_buffer *iob;
  3144. struct qeth_ipa_cmd *cmd;
  3145. QETH_CARD_TEXT(card, 4, "chgmac");
  3146. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3147. sizeof(struct qeth_ipacmd_setadpparms));
  3148. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3149. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3150. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3151. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3152. card->dev->dev_addr, OSA_ADDR_LEN);
  3153. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3154. NULL);
  3155. return rc;
  3156. }
  3157. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3158. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3159. struct qeth_reply *reply, unsigned long data)
  3160. {
  3161. struct qeth_ipa_cmd *cmd;
  3162. struct qeth_set_access_ctrl *access_ctrl_req;
  3163. QETH_CARD_TEXT(card, 4, "setaccb");
  3164. cmd = (struct qeth_ipa_cmd *) data;
  3165. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3166. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3167. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3168. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3169. cmd->data.setadapterparms.hdr.return_code);
  3170. switch (cmd->data.setadapterparms.hdr.return_code) {
  3171. case SET_ACCESS_CTRL_RC_SUCCESS:
  3172. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3173. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3174. {
  3175. card->options.isolation = access_ctrl_req->subcmd_code;
  3176. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3177. dev_info(&card->gdev->dev,
  3178. "QDIO data connection isolation is deactivated\n");
  3179. } else {
  3180. dev_info(&card->gdev->dev,
  3181. "QDIO data connection isolation is activated\n");
  3182. }
  3183. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3184. card->gdev->dev.kobj.name,
  3185. access_ctrl_req->subcmd_code,
  3186. cmd->data.setadapterparms.hdr.return_code);
  3187. break;
  3188. }
  3189. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3190. {
  3191. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3192. card->gdev->dev.kobj.name,
  3193. access_ctrl_req->subcmd_code,
  3194. cmd->data.setadapterparms.hdr.return_code);
  3195. dev_err(&card->gdev->dev, "Adapter does not "
  3196. "support QDIO data connection isolation\n");
  3197. /* ensure isolation mode is "none" */
  3198. card->options.isolation = ISOLATION_MODE_NONE;
  3199. break;
  3200. }
  3201. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3202. {
  3203. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3204. card->gdev->dev.kobj.name,
  3205. access_ctrl_req->subcmd_code,
  3206. cmd->data.setadapterparms.hdr.return_code);
  3207. dev_err(&card->gdev->dev,
  3208. "Adapter is dedicated. "
  3209. "QDIO data connection isolation not supported\n");
  3210. /* ensure isolation mode is "none" */
  3211. card->options.isolation = ISOLATION_MODE_NONE;
  3212. break;
  3213. }
  3214. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3215. {
  3216. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3217. card->gdev->dev.kobj.name,
  3218. access_ctrl_req->subcmd_code,
  3219. cmd->data.setadapterparms.hdr.return_code);
  3220. dev_err(&card->gdev->dev,
  3221. "TSO does not permit QDIO data connection isolation\n");
  3222. /* ensure isolation mode is "none" */
  3223. card->options.isolation = ISOLATION_MODE_NONE;
  3224. break;
  3225. }
  3226. default:
  3227. {
  3228. /* this should never happen */
  3229. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3230. "==UNKNOWN\n",
  3231. card->gdev->dev.kobj.name,
  3232. access_ctrl_req->subcmd_code,
  3233. cmd->data.setadapterparms.hdr.return_code);
  3234. /* ensure isolation mode is "none" */
  3235. card->options.isolation = ISOLATION_MODE_NONE;
  3236. break;
  3237. }
  3238. }
  3239. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3240. return 0;
  3241. }
  3242. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3243. enum qeth_ipa_isolation_modes isolation)
  3244. {
  3245. int rc;
  3246. struct qeth_cmd_buffer *iob;
  3247. struct qeth_ipa_cmd *cmd;
  3248. struct qeth_set_access_ctrl *access_ctrl_req;
  3249. QETH_CARD_TEXT(card, 4, "setacctl");
  3250. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3251. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3252. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3253. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3254. sizeof(struct qeth_set_access_ctrl));
  3255. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3256. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3257. access_ctrl_req->subcmd_code = isolation;
  3258. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3259. NULL);
  3260. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3261. return rc;
  3262. }
  3263. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3264. {
  3265. int rc = 0;
  3266. QETH_CARD_TEXT(card, 4, "setactlo");
  3267. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3268. card->info.type == QETH_CARD_TYPE_OSX) &&
  3269. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3270. rc = qeth_setadpparms_set_access_ctrl(card,
  3271. card->options.isolation);
  3272. if (rc) {
  3273. QETH_DBF_MESSAGE(3,
  3274. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3275. card->gdev->dev.kobj.name,
  3276. rc);
  3277. }
  3278. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3279. card->options.isolation = ISOLATION_MODE_NONE;
  3280. dev_err(&card->gdev->dev, "Adapter does not "
  3281. "support QDIO data connection isolation\n");
  3282. rc = -EOPNOTSUPP;
  3283. }
  3284. return rc;
  3285. }
  3286. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3287. void qeth_tx_timeout(struct net_device *dev)
  3288. {
  3289. struct qeth_card *card;
  3290. card = dev->ml_priv;
  3291. QETH_CARD_TEXT(card, 4, "txtimeo");
  3292. card->stats.tx_errors++;
  3293. qeth_schedule_recovery(card);
  3294. }
  3295. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3296. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3297. {
  3298. struct qeth_card *card = dev->ml_priv;
  3299. int rc = 0;
  3300. switch (regnum) {
  3301. case MII_BMCR: /* Basic mode control register */
  3302. rc = BMCR_FULLDPLX;
  3303. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3304. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3305. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3306. rc |= BMCR_SPEED100;
  3307. break;
  3308. case MII_BMSR: /* Basic mode status register */
  3309. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3310. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3311. BMSR_100BASE4;
  3312. break;
  3313. case MII_PHYSID1: /* PHYS ID 1 */
  3314. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3315. dev->dev_addr[2];
  3316. rc = (rc >> 5) & 0xFFFF;
  3317. break;
  3318. case MII_PHYSID2: /* PHYS ID 2 */
  3319. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3320. break;
  3321. case MII_ADVERTISE: /* Advertisement control reg */
  3322. rc = ADVERTISE_ALL;
  3323. break;
  3324. case MII_LPA: /* Link partner ability reg */
  3325. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3326. LPA_100BASE4 | LPA_LPACK;
  3327. break;
  3328. case MII_EXPANSION: /* Expansion register */
  3329. break;
  3330. case MII_DCOUNTER: /* disconnect counter */
  3331. break;
  3332. case MII_FCSCOUNTER: /* false carrier counter */
  3333. break;
  3334. case MII_NWAYTEST: /* N-way auto-neg test register */
  3335. break;
  3336. case MII_RERRCOUNTER: /* rx error counter */
  3337. rc = card->stats.rx_errors;
  3338. break;
  3339. case MII_SREVISION: /* silicon revision */
  3340. break;
  3341. case MII_RESV1: /* reserved 1 */
  3342. break;
  3343. case MII_LBRERROR: /* loopback, rx, bypass error */
  3344. break;
  3345. case MII_PHYADDR: /* physical address */
  3346. break;
  3347. case MII_RESV2: /* reserved 2 */
  3348. break;
  3349. case MII_TPISTATUS: /* TPI status for 10mbps */
  3350. break;
  3351. case MII_NCONFIG: /* network interface config */
  3352. break;
  3353. default:
  3354. break;
  3355. }
  3356. return rc;
  3357. }
  3358. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3359. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3360. struct qeth_cmd_buffer *iob, int len,
  3361. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3362. unsigned long),
  3363. void *reply_param)
  3364. {
  3365. u16 s1, s2;
  3366. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3367. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3368. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3369. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3370. /* adjust PDU length fields in IPA_PDU_HEADER */
  3371. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3372. s2 = (u32) len;
  3373. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3374. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3375. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3376. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3377. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3378. reply_cb, reply_param);
  3379. }
  3380. static int qeth_snmp_command_cb(struct qeth_card *card,
  3381. struct qeth_reply *reply, unsigned long sdata)
  3382. {
  3383. struct qeth_ipa_cmd *cmd;
  3384. struct qeth_arp_query_info *qinfo;
  3385. struct qeth_snmp_cmd *snmp;
  3386. unsigned char *data;
  3387. __u16 data_len;
  3388. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3389. cmd = (struct qeth_ipa_cmd *) sdata;
  3390. data = (unsigned char *)((char *)cmd - reply->offset);
  3391. qinfo = (struct qeth_arp_query_info *) reply->param;
  3392. snmp = &cmd->data.setadapterparms.data.snmp;
  3393. if (cmd->hdr.return_code) {
  3394. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3395. return 0;
  3396. }
  3397. if (cmd->data.setadapterparms.hdr.return_code) {
  3398. cmd->hdr.return_code =
  3399. cmd->data.setadapterparms.hdr.return_code;
  3400. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3401. return 0;
  3402. }
  3403. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3404. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3405. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3406. else
  3407. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3408. /* check if there is enough room in userspace */
  3409. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3410. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3411. cmd->hdr.return_code = -ENOMEM;
  3412. return 0;
  3413. }
  3414. QETH_CARD_TEXT_(card, 4, "snore%i",
  3415. cmd->data.setadapterparms.hdr.used_total);
  3416. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3417. cmd->data.setadapterparms.hdr.seq_no);
  3418. /*copy entries to user buffer*/
  3419. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3420. memcpy(qinfo->udata + qinfo->udata_offset,
  3421. (char *)snmp,
  3422. data_len + offsetof(struct qeth_snmp_cmd, data));
  3423. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3424. } else {
  3425. memcpy(qinfo->udata + qinfo->udata_offset,
  3426. (char *)&snmp->request, data_len);
  3427. }
  3428. qinfo->udata_offset += data_len;
  3429. /* check if all replies received ... */
  3430. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3431. cmd->data.setadapterparms.hdr.used_total);
  3432. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3433. cmd->data.setadapterparms.hdr.seq_no);
  3434. if (cmd->data.setadapterparms.hdr.seq_no <
  3435. cmd->data.setadapterparms.hdr.used_total)
  3436. return 1;
  3437. return 0;
  3438. }
  3439. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3440. {
  3441. struct qeth_cmd_buffer *iob;
  3442. struct qeth_ipa_cmd *cmd;
  3443. struct qeth_snmp_ureq *ureq;
  3444. int req_len;
  3445. struct qeth_arp_query_info qinfo = {0, };
  3446. int rc = 0;
  3447. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3448. if (card->info.guestlan)
  3449. return -EOPNOTSUPP;
  3450. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3451. (!card->options.layer2)) {
  3452. return -EOPNOTSUPP;
  3453. }
  3454. /* skip 4 bytes (data_len struct member) to get req_len */
  3455. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3456. return -EFAULT;
  3457. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3458. if (IS_ERR(ureq)) {
  3459. QETH_CARD_TEXT(card, 2, "snmpnome");
  3460. return PTR_ERR(ureq);
  3461. }
  3462. qinfo.udata_len = ureq->hdr.data_len;
  3463. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3464. if (!qinfo.udata) {
  3465. kfree(ureq);
  3466. return -ENOMEM;
  3467. }
  3468. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3469. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3470. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3471. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3472. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3473. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3474. qeth_snmp_command_cb, (void *)&qinfo);
  3475. if (rc)
  3476. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3477. QETH_CARD_IFNAME(card), rc);
  3478. else {
  3479. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3480. rc = -EFAULT;
  3481. }
  3482. kfree(ureq);
  3483. kfree(qinfo.udata);
  3484. return rc;
  3485. }
  3486. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3487. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3488. {
  3489. switch (card->info.type) {
  3490. case QETH_CARD_TYPE_IQD:
  3491. return 2;
  3492. default:
  3493. return 0;
  3494. }
  3495. }
  3496. static void qeth_determine_capabilities(struct qeth_card *card)
  3497. {
  3498. int rc;
  3499. int length;
  3500. char *prcd;
  3501. struct ccw_device *ddev;
  3502. int ddev_offline = 0;
  3503. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  3504. ddev = CARD_DDEV(card);
  3505. if (!ddev->online) {
  3506. ddev_offline = 1;
  3507. rc = ccw_device_set_online(ddev);
  3508. if (rc) {
  3509. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3510. goto out;
  3511. }
  3512. }
  3513. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  3514. if (rc) {
  3515. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  3516. dev_name(&card->gdev->dev), rc);
  3517. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3518. goto out_offline;
  3519. }
  3520. qeth_configure_unitaddr(card, prcd);
  3521. qeth_configure_blkt_default(card, prcd);
  3522. kfree(prcd);
  3523. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  3524. if (rc)
  3525. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  3526. out_offline:
  3527. if (ddev_offline == 1)
  3528. ccw_device_set_offline(ddev);
  3529. out:
  3530. return;
  3531. }
  3532. static int qeth_qdio_establish(struct qeth_card *card)
  3533. {
  3534. struct qdio_initialize init_data;
  3535. char *qib_param_field;
  3536. struct qdio_buffer **in_sbal_ptrs;
  3537. struct qdio_buffer **out_sbal_ptrs;
  3538. int i, j, k;
  3539. int rc = 0;
  3540. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3541. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3542. GFP_KERNEL);
  3543. if (!qib_param_field)
  3544. return -ENOMEM;
  3545. qeth_create_qib_param_field(card, qib_param_field);
  3546. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3547. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3548. GFP_KERNEL);
  3549. if (!in_sbal_ptrs) {
  3550. kfree(qib_param_field);
  3551. return -ENOMEM;
  3552. }
  3553. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3554. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3555. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3556. out_sbal_ptrs =
  3557. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3558. sizeof(void *), GFP_KERNEL);
  3559. if (!out_sbal_ptrs) {
  3560. kfree(in_sbal_ptrs);
  3561. kfree(qib_param_field);
  3562. return -ENOMEM;
  3563. }
  3564. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3565. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3566. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3567. card->qdio.out_qs[i]->bufs[j].buffer);
  3568. }
  3569. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3570. init_data.cdev = CARD_DDEV(card);
  3571. init_data.q_format = qeth_get_qdio_q_format(card);
  3572. init_data.qib_param_field_format = 0;
  3573. init_data.qib_param_field = qib_param_field;
  3574. init_data.no_input_qs = 1;
  3575. init_data.no_output_qs = card->qdio.no_out_queues;
  3576. init_data.input_handler = card->discipline.input_handler;
  3577. init_data.output_handler = card->discipline.output_handler;
  3578. init_data.queue_start_poll = card->discipline.start_poll;
  3579. init_data.int_parm = (unsigned long) card;
  3580. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3581. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3582. init_data.scan_threshold =
  3583. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  3584. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3585. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3586. rc = qdio_allocate(&init_data);
  3587. if (rc) {
  3588. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3589. goto out;
  3590. }
  3591. rc = qdio_establish(&init_data);
  3592. if (rc) {
  3593. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3594. qdio_free(CARD_DDEV(card));
  3595. }
  3596. }
  3597. out:
  3598. kfree(out_sbal_ptrs);
  3599. kfree(in_sbal_ptrs);
  3600. kfree(qib_param_field);
  3601. return rc;
  3602. }
  3603. static void qeth_core_free_card(struct qeth_card *card)
  3604. {
  3605. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3606. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3607. qeth_clean_channel(&card->read);
  3608. qeth_clean_channel(&card->write);
  3609. if (card->dev)
  3610. free_netdev(card->dev);
  3611. kfree(card->ip_tbd_list);
  3612. qeth_free_qdio_buffers(card);
  3613. unregister_service_level(&card->qeth_service_level);
  3614. kfree(card);
  3615. }
  3616. static struct ccw_device_id qeth_ids[] = {
  3617. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  3618. .driver_info = QETH_CARD_TYPE_OSD},
  3619. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  3620. .driver_info = QETH_CARD_TYPE_IQD},
  3621. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  3622. .driver_info = QETH_CARD_TYPE_OSN},
  3623. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  3624. .driver_info = QETH_CARD_TYPE_OSM},
  3625. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  3626. .driver_info = QETH_CARD_TYPE_OSX},
  3627. {},
  3628. };
  3629. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3630. static struct ccw_driver qeth_ccw_driver = {
  3631. .driver = {
  3632. .owner = THIS_MODULE,
  3633. .name = "qeth",
  3634. },
  3635. .ids = qeth_ids,
  3636. .probe = ccwgroup_probe_ccwdev,
  3637. .remove = ccwgroup_remove_ccwdev,
  3638. };
  3639. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3640. unsigned long driver_id)
  3641. {
  3642. return ccwgroup_create_from_string(root_dev, driver_id,
  3643. &qeth_ccw_driver, 3, buf);
  3644. }
  3645. int qeth_core_hardsetup_card(struct qeth_card *card)
  3646. {
  3647. int retries = 0;
  3648. int rc;
  3649. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3650. atomic_set(&card->force_alloc_skb, 0);
  3651. qeth_get_channel_path_desc(card);
  3652. retry:
  3653. if (retries)
  3654. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  3655. dev_name(&card->gdev->dev));
  3656. ccw_device_set_offline(CARD_DDEV(card));
  3657. ccw_device_set_offline(CARD_WDEV(card));
  3658. ccw_device_set_offline(CARD_RDEV(card));
  3659. rc = ccw_device_set_online(CARD_RDEV(card));
  3660. if (rc)
  3661. goto retriable;
  3662. rc = ccw_device_set_online(CARD_WDEV(card));
  3663. if (rc)
  3664. goto retriable;
  3665. rc = ccw_device_set_online(CARD_DDEV(card));
  3666. if (rc)
  3667. goto retriable;
  3668. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3669. retriable:
  3670. if (rc == -ERESTARTSYS) {
  3671. QETH_DBF_TEXT(SETUP, 2, "break1");
  3672. return rc;
  3673. } else if (rc) {
  3674. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3675. if (++retries > 3)
  3676. goto out;
  3677. else
  3678. goto retry;
  3679. }
  3680. qeth_determine_capabilities(card);
  3681. qeth_init_tokens(card);
  3682. qeth_init_func_level(card);
  3683. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3684. if (rc == -ERESTARTSYS) {
  3685. QETH_DBF_TEXT(SETUP, 2, "break2");
  3686. return rc;
  3687. } else if (rc) {
  3688. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3689. if (--retries < 0)
  3690. goto out;
  3691. else
  3692. goto retry;
  3693. }
  3694. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3695. if (rc == -ERESTARTSYS) {
  3696. QETH_DBF_TEXT(SETUP, 2, "break3");
  3697. return rc;
  3698. } else if (rc) {
  3699. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3700. if (--retries < 0)
  3701. goto out;
  3702. else
  3703. goto retry;
  3704. }
  3705. card->read_or_write_problem = 0;
  3706. rc = qeth_mpc_initialize(card);
  3707. if (rc) {
  3708. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3709. goto out;
  3710. }
  3711. card->options.ipa4.supported_funcs = 0;
  3712. card->options.adp.supported_funcs = 0;
  3713. card->info.diagass_support = 0;
  3714. qeth_query_ipassists(card, QETH_PROT_IPV4);
  3715. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  3716. qeth_query_setadapterparms(card);
  3717. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  3718. qeth_query_setdiagass(card);
  3719. return 0;
  3720. out:
  3721. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  3722. "an error on the device\n");
  3723. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  3724. dev_name(&card->gdev->dev), rc);
  3725. return rc;
  3726. }
  3727. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3728. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3729. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3730. {
  3731. struct page *page = virt_to_page(element->addr);
  3732. if (*pskb == NULL) {
  3733. /* the upper protocol layers assume that there is data in the
  3734. * skb itself. Copy a small amount (64 bytes) to make them
  3735. * happy. */
  3736. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3737. if (!(*pskb))
  3738. return -ENOMEM;
  3739. skb_reserve(*pskb, ETH_HLEN);
  3740. if (data_len <= 64) {
  3741. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3742. data_len);
  3743. } else {
  3744. get_page(page);
  3745. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3746. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3747. data_len - 64);
  3748. (*pskb)->data_len += data_len - 64;
  3749. (*pskb)->len += data_len - 64;
  3750. (*pskb)->truesize += data_len - 64;
  3751. (*pfrag)++;
  3752. }
  3753. } else {
  3754. get_page(page);
  3755. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3756. (*pskb)->data_len += data_len;
  3757. (*pskb)->len += data_len;
  3758. (*pskb)->truesize += data_len;
  3759. (*pfrag)++;
  3760. }
  3761. return 0;
  3762. }
  3763. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3764. struct qdio_buffer *buffer,
  3765. struct qdio_buffer_element **__element, int *__offset,
  3766. struct qeth_hdr **hdr)
  3767. {
  3768. struct qdio_buffer_element *element = *__element;
  3769. int offset = *__offset;
  3770. struct sk_buff *skb = NULL;
  3771. int skb_len = 0;
  3772. void *data_ptr;
  3773. int data_len;
  3774. int headroom = 0;
  3775. int use_rx_sg = 0;
  3776. int frag = 0;
  3777. /* qeth_hdr must not cross element boundaries */
  3778. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3779. if (qeth_is_last_sbale(element))
  3780. return NULL;
  3781. element++;
  3782. offset = 0;
  3783. if (element->length < sizeof(struct qeth_hdr))
  3784. return NULL;
  3785. }
  3786. *hdr = element->addr + offset;
  3787. offset += sizeof(struct qeth_hdr);
  3788. switch ((*hdr)->hdr.l2.id) {
  3789. case QETH_HEADER_TYPE_LAYER2:
  3790. skb_len = (*hdr)->hdr.l2.pkt_length;
  3791. break;
  3792. case QETH_HEADER_TYPE_LAYER3:
  3793. skb_len = (*hdr)->hdr.l3.length;
  3794. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3795. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3796. headroom = TR_HLEN;
  3797. else
  3798. headroom = ETH_HLEN;
  3799. break;
  3800. case QETH_HEADER_TYPE_OSN:
  3801. skb_len = (*hdr)->hdr.osn.pdu_length;
  3802. headroom = sizeof(struct qeth_hdr);
  3803. break;
  3804. default:
  3805. break;
  3806. }
  3807. if (!skb_len)
  3808. return NULL;
  3809. if ((skb_len >= card->options.rx_sg_cb) &&
  3810. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3811. (!atomic_read(&card->force_alloc_skb))) {
  3812. use_rx_sg = 1;
  3813. } else {
  3814. skb = dev_alloc_skb(skb_len + headroom);
  3815. if (!skb)
  3816. goto no_mem;
  3817. if (headroom)
  3818. skb_reserve(skb, headroom);
  3819. }
  3820. data_ptr = element->addr + offset;
  3821. while (skb_len) {
  3822. data_len = min(skb_len, (int)(element->length - offset));
  3823. if (data_len) {
  3824. if (use_rx_sg) {
  3825. if (qeth_create_skb_frag(element, &skb, offset,
  3826. &frag, data_len))
  3827. goto no_mem;
  3828. } else {
  3829. memcpy(skb_put(skb, data_len), data_ptr,
  3830. data_len);
  3831. }
  3832. }
  3833. skb_len -= data_len;
  3834. if (skb_len) {
  3835. if (qeth_is_last_sbale(element)) {
  3836. QETH_CARD_TEXT(card, 4, "unexeob");
  3837. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  3838. dev_kfree_skb_any(skb);
  3839. card->stats.rx_errors++;
  3840. return NULL;
  3841. }
  3842. element++;
  3843. offset = 0;
  3844. data_ptr = element->addr;
  3845. } else {
  3846. offset += data_len;
  3847. }
  3848. }
  3849. *__element = element;
  3850. *__offset = offset;
  3851. if (use_rx_sg && card->options.performance_stats) {
  3852. card->perf_stats.sg_skbs_rx++;
  3853. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3854. }
  3855. return skb;
  3856. no_mem:
  3857. if (net_ratelimit()) {
  3858. QETH_CARD_TEXT(card, 2, "noskbmem");
  3859. }
  3860. card->stats.rx_dropped++;
  3861. return NULL;
  3862. }
  3863. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3864. static void qeth_unregister_dbf_views(void)
  3865. {
  3866. int x;
  3867. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3868. debug_unregister(qeth_dbf[x].id);
  3869. qeth_dbf[x].id = NULL;
  3870. }
  3871. }
  3872. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  3873. {
  3874. char dbf_txt_buf[32];
  3875. va_list args;
  3876. if (level > id->level)
  3877. return;
  3878. va_start(args, fmt);
  3879. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  3880. va_end(args);
  3881. debug_text_event(id, level, dbf_txt_buf);
  3882. }
  3883. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3884. static int qeth_register_dbf_views(void)
  3885. {
  3886. int ret;
  3887. int x;
  3888. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3889. /* register the areas */
  3890. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3891. qeth_dbf[x].pages,
  3892. qeth_dbf[x].areas,
  3893. qeth_dbf[x].len);
  3894. if (qeth_dbf[x].id == NULL) {
  3895. qeth_unregister_dbf_views();
  3896. return -ENOMEM;
  3897. }
  3898. /* register a view */
  3899. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3900. if (ret) {
  3901. qeth_unregister_dbf_views();
  3902. return ret;
  3903. }
  3904. /* set a passing level */
  3905. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3906. }
  3907. return 0;
  3908. }
  3909. int qeth_core_load_discipline(struct qeth_card *card,
  3910. enum qeth_discipline_id discipline)
  3911. {
  3912. int rc = 0;
  3913. switch (discipline) {
  3914. case QETH_DISCIPLINE_LAYER3:
  3915. card->discipline.ccwgdriver = try_then_request_module(
  3916. symbol_get(qeth_l3_ccwgroup_driver),
  3917. "qeth_l3");
  3918. break;
  3919. case QETH_DISCIPLINE_LAYER2:
  3920. card->discipline.ccwgdriver = try_then_request_module(
  3921. symbol_get(qeth_l2_ccwgroup_driver),
  3922. "qeth_l2");
  3923. break;
  3924. }
  3925. if (!card->discipline.ccwgdriver) {
  3926. dev_err(&card->gdev->dev, "There is no kernel module to "
  3927. "support discipline %d\n", discipline);
  3928. rc = -EINVAL;
  3929. }
  3930. return rc;
  3931. }
  3932. void qeth_core_free_discipline(struct qeth_card *card)
  3933. {
  3934. if (card->options.layer2)
  3935. symbol_put(qeth_l2_ccwgroup_driver);
  3936. else
  3937. symbol_put(qeth_l3_ccwgroup_driver);
  3938. card->discipline.ccwgdriver = NULL;
  3939. }
  3940. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3941. {
  3942. struct qeth_card *card;
  3943. struct device *dev;
  3944. int rc;
  3945. unsigned long flags;
  3946. char dbf_name[20];
  3947. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3948. dev = &gdev->dev;
  3949. if (!get_device(dev))
  3950. return -ENODEV;
  3951. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  3952. card = qeth_alloc_card();
  3953. if (!card) {
  3954. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3955. rc = -ENOMEM;
  3956. goto err_dev;
  3957. }
  3958. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  3959. dev_name(&gdev->dev));
  3960. card->debug = debug_register(dbf_name, 2, 1, 8);
  3961. if (!card->debug) {
  3962. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  3963. rc = -ENOMEM;
  3964. goto err_card;
  3965. }
  3966. debug_register_view(card->debug, &debug_hex_ascii_view);
  3967. card->read.ccwdev = gdev->cdev[0];
  3968. card->write.ccwdev = gdev->cdev[1];
  3969. card->data.ccwdev = gdev->cdev[2];
  3970. dev_set_drvdata(&gdev->dev, card);
  3971. card->gdev = gdev;
  3972. gdev->cdev[0]->handler = qeth_irq;
  3973. gdev->cdev[1]->handler = qeth_irq;
  3974. gdev->cdev[2]->handler = qeth_irq;
  3975. rc = qeth_determine_card_type(card);
  3976. if (rc) {
  3977. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3978. goto err_dbf;
  3979. }
  3980. rc = qeth_setup_card(card);
  3981. if (rc) {
  3982. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3983. goto err_dbf;
  3984. }
  3985. if (card->info.type == QETH_CARD_TYPE_OSN)
  3986. rc = qeth_core_create_osn_attributes(dev);
  3987. else
  3988. rc = qeth_core_create_device_attributes(dev);
  3989. if (rc)
  3990. goto err_dbf;
  3991. switch (card->info.type) {
  3992. case QETH_CARD_TYPE_OSN:
  3993. case QETH_CARD_TYPE_OSM:
  3994. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3995. if (rc)
  3996. goto err_attr;
  3997. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3998. if (rc)
  3999. goto err_disc;
  4000. case QETH_CARD_TYPE_OSD:
  4001. case QETH_CARD_TYPE_OSX:
  4002. default:
  4003. break;
  4004. }
  4005. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4006. list_add_tail(&card->list, &qeth_core_card_list.list);
  4007. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4008. qeth_determine_capabilities(card);
  4009. return 0;
  4010. err_disc:
  4011. qeth_core_free_discipline(card);
  4012. err_attr:
  4013. if (card->info.type == QETH_CARD_TYPE_OSN)
  4014. qeth_core_remove_osn_attributes(dev);
  4015. else
  4016. qeth_core_remove_device_attributes(dev);
  4017. err_dbf:
  4018. debug_unregister(card->debug);
  4019. err_card:
  4020. qeth_core_free_card(card);
  4021. err_dev:
  4022. put_device(dev);
  4023. return rc;
  4024. }
  4025. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4026. {
  4027. unsigned long flags;
  4028. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4029. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4030. if (card->info.type == QETH_CARD_TYPE_OSN) {
  4031. qeth_core_remove_osn_attributes(&gdev->dev);
  4032. } else {
  4033. qeth_core_remove_device_attributes(&gdev->dev);
  4034. }
  4035. if (card->discipline.ccwgdriver) {
  4036. card->discipline.ccwgdriver->remove(gdev);
  4037. qeth_core_free_discipline(card);
  4038. }
  4039. debug_unregister(card->debug);
  4040. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4041. list_del(&card->list);
  4042. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4043. qeth_core_free_card(card);
  4044. dev_set_drvdata(&gdev->dev, NULL);
  4045. put_device(&gdev->dev);
  4046. return;
  4047. }
  4048. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4049. {
  4050. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4051. int rc = 0;
  4052. int def_discipline;
  4053. if (!card->discipline.ccwgdriver) {
  4054. if (card->info.type == QETH_CARD_TYPE_IQD)
  4055. def_discipline = QETH_DISCIPLINE_LAYER3;
  4056. else
  4057. def_discipline = QETH_DISCIPLINE_LAYER2;
  4058. rc = qeth_core_load_discipline(card, def_discipline);
  4059. if (rc)
  4060. goto err;
  4061. rc = card->discipline.ccwgdriver->probe(card->gdev);
  4062. if (rc)
  4063. goto err;
  4064. }
  4065. rc = card->discipline.ccwgdriver->set_online(gdev);
  4066. err:
  4067. return rc;
  4068. }
  4069. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4070. {
  4071. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4072. return card->discipline.ccwgdriver->set_offline(gdev);
  4073. }
  4074. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4075. {
  4076. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4077. if (card->discipline.ccwgdriver &&
  4078. card->discipline.ccwgdriver->shutdown)
  4079. card->discipline.ccwgdriver->shutdown(gdev);
  4080. }
  4081. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4082. {
  4083. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4084. if (card->discipline.ccwgdriver &&
  4085. card->discipline.ccwgdriver->prepare)
  4086. return card->discipline.ccwgdriver->prepare(gdev);
  4087. return 0;
  4088. }
  4089. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4090. {
  4091. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4092. if (card->discipline.ccwgdriver &&
  4093. card->discipline.ccwgdriver->complete)
  4094. card->discipline.ccwgdriver->complete(gdev);
  4095. }
  4096. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4097. {
  4098. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4099. if (card->discipline.ccwgdriver &&
  4100. card->discipline.ccwgdriver->freeze)
  4101. return card->discipline.ccwgdriver->freeze(gdev);
  4102. return 0;
  4103. }
  4104. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4105. {
  4106. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4107. if (card->discipline.ccwgdriver &&
  4108. card->discipline.ccwgdriver->thaw)
  4109. return card->discipline.ccwgdriver->thaw(gdev);
  4110. return 0;
  4111. }
  4112. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4113. {
  4114. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4115. if (card->discipline.ccwgdriver &&
  4116. card->discipline.ccwgdriver->restore)
  4117. return card->discipline.ccwgdriver->restore(gdev);
  4118. return 0;
  4119. }
  4120. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4121. .driver = {
  4122. .owner = THIS_MODULE,
  4123. .name = "qeth",
  4124. },
  4125. .driver_id = 0xD8C5E3C8,
  4126. .probe = qeth_core_probe_device,
  4127. .remove = qeth_core_remove_device,
  4128. .set_online = qeth_core_set_online,
  4129. .set_offline = qeth_core_set_offline,
  4130. .shutdown = qeth_core_shutdown,
  4131. .prepare = qeth_core_prepare,
  4132. .complete = qeth_core_complete,
  4133. .freeze = qeth_core_freeze,
  4134. .thaw = qeth_core_thaw,
  4135. .restore = qeth_core_restore,
  4136. };
  4137. static ssize_t
  4138. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  4139. size_t count)
  4140. {
  4141. int err;
  4142. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  4143. qeth_core_ccwgroup_driver.driver_id);
  4144. if (err)
  4145. return err;
  4146. else
  4147. return count;
  4148. }
  4149. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4150. static struct {
  4151. const char str[ETH_GSTRING_LEN];
  4152. } qeth_ethtool_stats_keys[] = {
  4153. /* 0 */{"rx skbs"},
  4154. {"rx buffers"},
  4155. {"tx skbs"},
  4156. {"tx buffers"},
  4157. {"tx skbs no packing"},
  4158. {"tx buffers no packing"},
  4159. {"tx skbs packing"},
  4160. {"tx buffers packing"},
  4161. {"tx sg skbs"},
  4162. {"tx sg frags"},
  4163. /* 10 */{"rx sg skbs"},
  4164. {"rx sg frags"},
  4165. {"rx sg page allocs"},
  4166. {"tx large kbytes"},
  4167. {"tx large count"},
  4168. {"tx pk state ch n->p"},
  4169. {"tx pk state ch p->n"},
  4170. {"tx pk watermark low"},
  4171. {"tx pk watermark high"},
  4172. {"queue 0 buffer usage"},
  4173. /* 20 */{"queue 1 buffer usage"},
  4174. {"queue 2 buffer usage"},
  4175. {"queue 3 buffer usage"},
  4176. {"rx poll time"},
  4177. {"rx poll count"},
  4178. {"rx do_QDIO time"},
  4179. {"rx do_QDIO count"},
  4180. {"tx handler time"},
  4181. {"tx handler count"},
  4182. {"tx time"},
  4183. /* 30 */{"tx count"},
  4184. {"tx do_QDIO time"},
  4185. {"tx do_QDIO count"},
  4186. {"tx csum"},
  4187. {"tx lin"},
  4188. };
  4189. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4190. {
  4191. switch (stringset) {
  4192. case ETH_SS_STATS:
  4193. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4194. default:
  4195. return -EINVAL;
  4196. }
  4197. }
  4198. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4199. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4200. struct ethtool_stats *stats, u64 *data)
  4201. {
  4202. struct qeth_card *card = dev->ml_priv;
  4203. data[0] = card->stats.rx_packets -
  4204. card->perf_stats.initial_rx_packets;
  4205. data[1] = card->perf_stats.bufs_rec;
  4206. data[2] = card->stats.tx_packets -
  4207. card->perf_stats.initial_tx_packets;
  4208. data[3] = card->perf_stats.bufs_sent;
  4209. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4210. - card->perf_stats.skbs_sent_pack;
  4211. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4212. data[6] = card->perf_stats.skbs_sent_pack;
  4213. data[7] = card->perf_stats.bufs_sent_pack;
  4214. data[8] = card->perf_stats.sg_skbs_sent;
  4215. data[9] = card->perf_stats.sg_frags_sent;
  4216. data[10] = card->perf_stats.sg_skbs_rx;
  4217. data[11] = card->perf_stats.sg_frags_rx;
  4218. data[12] = card->perf_stats.sg_alloc_page_rx;
  4219. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4220. data[14] = card->perf_stats.large_send_cnt;
  4221. data[15] = card->perf_stats.sc_dp_p;
  4222. data[16] = card->perf_stats.sc_p_dp;
  4223. data[17] = QETH_LOW_WATERMARK_PACK;
  4224. data[18] = QETH_HIGH_WATERMARK_PACK;
  4225. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4226. data[20] = (card->qdio.no_out_queues > 1) ?
  4227. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4228. data[21] = (card->qdio.no_out_queues > 2) ?
  4229. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4230. data[22] = (card->qdio.no_out_queues > 3) ?
  4231. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4232. data[23] = card->perf_stats.inbound_time;
  4233. data[24] = card->perf_stats.inbound_cnt;
  4234. data[25] = card->perf_stats.inbound_do_qdio_time;
  4235. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4236. data[27] = card->perf_stats.outbound_handler_time;
  4237. data[28] = card->perf_stats.outbound_handler_cnt;
  4238. data[29] = card->perf_stats.outbound_time;
  4239. data[30] = card->perf_stats.outbound_cnt;
  4240. data[31] = card->perf_stats.outbound_do_qdio_time;
  4241. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4242. data[33] = card->perf_stats.tx_csum;
  4243. data[34] = card->perf_stats.tx_lin;
  4244. }
  4245. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4246. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4247. {
  4248. switch (stringset) {
  4249. case ETH_SS_STATS:
  4250. memcpy(data, &qeth_ethtool_stats_keys,
  4251. sizeof(qeth_ethtool_stats_keys));
  4252. break;
  4253. default:
  4254. WARN_ON(1);
  4255. break;
  4256. }
  4257. }
  4258. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4259. void qeth_core_get_drvinfo(struct net_device *dev,
  4260. struct ethtool_drvinfo *info)
  4261. {
  4262. struct qeth_card *card = dev->ml_priv;
  4263. if (card->options.layer2)
  4264. strcpy(info->driver, "qeth_l2");
  4265. else
  4266. strcpy(info->driver, "qeth_l3");
  4267. strcpy(info->version, "1.0");
  4268. strcpy(info->fw_version, card->info.mcl_level);
  4269. sprintf(info->bus_info, "%s/%s/%s",
  4270. CARD_RDEV_ID(card),
  4271. CARD_WDEV_ID(card),
  4272. CARD_DDEV_ID(card));
  4273. }
  4274. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4275. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4276. struct ethtool_cmd *ecmd)
  4277. {
  4278. struct qeth_card *card = netdev->ml_priv;
  4279. enum qeth_link_types link_type;
  4280. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4281. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4282. else
  4283. link_type = card->info.link_type;
  4284. ecmd->transceiver = XCVR_INTERNAL;
  4285. ecmd->supported = SUPPORTED_Autoneg;
  4286. ecmd->advertising = ADVERTISED_Autoneg;
  4287. ecmd->duplex = DUPLEX_FULL;
  4288. ecmd->autoneg = AUTONEG_ENABLE;
  4289. switch (link_type) {
  4290. case QETH_LINK_TYPE_FAST_ETH:
  4291. case QETH_LINK_TYPE_LANE_ETH100:
  4292. ecmd->supported |= SUPPORTED_10baseT_Half |
  4293. SUPPORTED_10baseT_Full |
  4294. SUPPORTED_100baseT_Half |
  4295. SUPPORTED_100baseT_Full |
  4296. SUPPORTED_TP;
  4297. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4298. ADVERTISED_10baseT_Full |
  4299. ADVERTISED_100baseT_Half |
  4300. ADVERTISED_100baseT_Full |
  4301. ADVERTISED_TP;
  4302. ecmd->speed = SPEED_100;
  4303. ecmd->port = PORT_TP;
  4304. break;
  4305. case QETH_LINK_TYPE_GBIT_ETH:
  4306. case QETH_LINK_TYPE_LANE_ETH1000:
  4307. ecmd->supported |= SUPPORTED_10baseT_Half |
  4308. SUPPORTED_10baseT_Full |
  4309. SUPPORTED_100baseT_Half |
  4310. SUPPORTED_100baseT_Full |
  4311. SUPPORTED_1000baseT_Half |
  4312. SUPPORTED_1000baseT_Full |
  4313. SUPPORTED_FIBRE;
  4314. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4315. ADVERTISED_10baseT_Full |
  4316. ADVERTISED_100baseT_Half |
  4317. ADVERTISED_100baseT_Full |
  4318. ADVERTISED_1000baseT_Half |
  4319. ADVERTISED_1000baseT_Full |
  4320. ADVERTISED_FIBRE;
  4321. ecmd->speed = SPEED_1000;
  4322. ecmd->port = PORT_FIBRE;
  4323. break;
  4324. case QETH_LINK_TYPE_10GBIT_ETH:
  4325. ecmd->supported |= SUPPORTED_10baseT_Half |
  4326. SUPPORTED_10baseT_Full |
  4327. SUPPORTED_100baseT_Half |
  4328. SUPPORTED_100baseT_Full |
  4329. SUPPORTED_1000baseT_Half |
  4330. SUPPORTED_1000baseT_Full |
  4331. SUPPORTED_10000baseT_Full |
  4332. SUPPORTED_FIBRE;
  4333. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4334. ADVERTISED_10baseT_Full |
  4335. ADVERTISED_100baseT_Half |
  4336. ADVERTISED_100baseT_Full |
  4337. ADVERTISED_1000baseT_Half |
  4338. ADVERTISED_1000baseT_Full |
  4339. ADVERTISED_10000baseT_Full |
  4340. ADVERTISED_FIBRE;
  4341. ecmd->speed = SPEED_10000;
  4342. ecmd->port = PORT_FIBRE;
  4343. break;
  4344. default:
  4345. ecmd->supported |= SUPPORTED_10baseT_Half |
  4346. SUPPORTED_10baseT_Full |
  4347. SUPPORTED_TP;
  4348. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4349. ADVERTISED_10baseT_Full |
  4350. ADVERTISED_TP;
  4351. ecmd->speed = SPEED_10;
  4352. ecmd->port = PORT_TP;
  4353. }
  4354. return 0;
  4355. }
  4356. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4357. static int __init qeth_core_init(void)
  4358. {
  4359. int rc;
  4360. pr_info("loading core functions\n");
  4361. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4362. rwlock_init(&qeth_core_card_list.rwlock);
  4363. rc = qeth_register_dbf_views();
  4364. if (rc)
  4365. goto out_err;
  4366. rc = ccw_driver_register(&qeth_ccw_driver);
  4367. if (rc)
  4368. goto ccw_err;
  4369. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4370. if (rc)
  4371. goto ccwgroup_err;
  4372. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4373. &driver_attr_group);
  4374. if (rc)
  4375. goto driver_err;
  4376. qeth_core_root_dev = root_device_register("qeth");
  4377. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4378. if (rc)
  4379. goto register_err;
  4380. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4381. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4382. if (!qeth_core_header_cache) {
  4383. rc = -ENOMEM;
  4384. goto slab_err;
  4385. }
  4386. return 0;
  4387. slab_err:
  4388. root_device_unregister(qeth_core_root_dev);
  4389. register_err:
  4390. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4391. &driver_attr_group);
  4392. driver_err:
  4393. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4394. ccwgroup_err:
  4395. ccw_driver_unregister(&qeth_ccw_driver);
  4396. ccw_err:
  4397. QETH_DBF_MESSAGE(2, "Initialization failed with code %d\n", rc);
  4398. qeth_unregister_dbf_views();
  4399. out_err:
  4400. pr_err("Initializing the qeth device driver failed\n");
  4401. return rc;
  4402. }
  4403. static void __exit qeth_core_exit(void)
  4404. {
  4405. root_device_unregister(qeth_core_root_dev);
  4406. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4407. &driver_attr_group);
  4408. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4409. ccw_driver_unregister(&qeth_ccw_driver);
  4410. kmem_cache_destroy(qeth_core_header_cache);
  4411. qeth_unregister_dbf_views();
  4412. pr_info("core functions removed\n");
  4413. }
  4414. module_init(qeth_core_init);
  4415. module_exit(qeth_core_exit);
  4416. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4417. MODULE_DESCRIPTION("qeth core functions");
  4418. MODULE_LICENSE("GPL");