i387.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747
  1. /*
  2. * Copyright (C) 1994 Linus Torvalds
  3. *
  4. * Pentium III FXSR, SSE support
  5. * General FPU state handling cleanups
  6. * Gareth Hughes <gareth@valinux.com>, May 2000
  7. */
  8. #include <linux/module.h>
  9. #include <linux/regset.h>
  10. #include <linux/sched.h>
  11. #include <linux/slab.h>
  12. #include <asm/sigcontext.h>
  13. #include <asm/processor.h>
  14. #include <asm/math_emu.h>
  15. #include <asm/uaccess.h>
  16. #include <asm/ptrace.h>
  17. #include <asm/i387.h>
  18. #include <asm/user.h>
  19. #ifdef CONFIG_X86_64
  20. # include <asm/sigcontext32.h>
  21. # include <asm/user32.h>
  22. #else
  23. # define save_i387_xstate_ia32 save_i387_xstate
  24. # define restore_i387_xstate_ia32 restore_i387_xstate
  25. # define _fpstate_ia32 _fpstate
  26. # define _xstate_ia32 _xstate
  27. # define sig_xstate_ia32_size sig_xstate_size
  28. # define fx_sw_reserved_ia32 fx_sw_reserved
  29. # define user_i387_ia32_struct user_i387_struct
  30. # define user32_fxsr_struct user_fxsr_struct
  31. #endif
  32. #ifdef CONFIG_MATH_EMULATION
  33. # define HAVE_HWFP (boot_cpu_data.hard_math)
  34. #else
  35. # define HAVE_HWFP 1
  36. #endif
  37. static unsigned int mxcsr_feature_mask __read_mostly = 0xffffffffu;
  38. unsigned int xstate_size;
  39. EXPORT_SYMBOL_GPL(xstate_size);
  40. unsigned int sig_xstate_ia32_size = sizeof(struct _fpstate_ia32);
  41. static struct i387_fxsave_struct fx_scratch __cpuinitdata;
  42. void __cpuinit mxcsr_feature_mask_init(void)
  43. {
  44. unsigned long mask = 0;
  45. clts();
  46. if (cpu_has_fxsr) {
  47. memset(&fx_scratch, 0, sizeof(struct i387_fxsave_struct));
  48. asm volatile("fxsave %0" : : "m" (fx_scratch));
  49. mask = fx_scratch.mxcsr_mask;
  50. if (mask == 0)
  51. mask = 0x0000ffbf;
  52. }
  53. mxcsr_feature_mask &= mask;
  54. stts();
  55. }
  56. static void __cpuinit init_thread_xstate(void)
  57. {
  58. /*
  59. * Note that xstate_size might be overwriten later during
  60. * xsave_init().
  61. */
  62. if (!HAVE_HWFP) {
  63. /*
  64. * Disable xsave as we do not support it if i387
  65. * emulation is enabled.
  66. */
  67. setup_clear_cpu_cap(X86_FEATURE_XSAVE);
  68. setup_clear_cpu_cap(X86_FEATURE_XSAVEOPT);
  69. xstate_size = sizeof(struct i387_soft_struct);
  70. return;
  71. }
  72. if (cpu_has_fxsr)
  73. xstate_size = sizeof(struct i387_fxsave_struct);
  74. else
  75. xstate_size = sizeof(struct i387_fsave_struct);
  76. }
  77. /*
  78. * Called at bootup to set up the initial FPU state that is later cloned
  79. * into all processes.
  80. */
  81. void __cpuinit fpu_init(void)
  82. {
  83. unsigned long cr0;
  84. unsigned long cr4_mask = 0;
  85. if (cpu_has_fxsr)
  86. cr4_mask |= X86_CR4_OSFXSR;
  87. if (cpu_has_xmm)
  88. cr4_mask |= X86_CR4_OSXMMEXCPT;
  89. if (cr4_mask)
  90. set_in_cr4(cr4_mask);
  91. cr0 = read_cr0();
  92. cr0 &= ~(X86_CR0_TS|X86_CR0_EM); /* clear TS and EM */
  93. if (!HAVE_HWFP)
  94. cr0 |= X86_CR0_EM;
  95. write_cr0(cr0);
  96. if (!smp_processor_id())
  97. init_thread_xstate();
  98. mxcsr_feature_mask_init();
  99. /* clean state in init */
  100. current_thread_info()->status = 0;
  101. clear_used_math();
  102. }
  103. void fpu_finit(struct fpu *fpu)
  104. {
  105. if (!HAVE_HWFP) {
  106. finit_soft_fpu(&fpu->state->soft);
  107. return;
  108. }
  109. if (cpu_has_fxsr) {
  110. struct i387_fxsave_struct *fx = &fpu->state->fxsave;
  111. memset(fx, 0, xstate_size);
  112. fx->cwd = 0x37f;
  113. if (cpu_has_xmm)
  114. fx->mxcsr = MXCSR_DEFAULT;
  115. } else {
  116. struct i387_fsave_struct *fp = &fpu->state->fsave;
  117. memset(fp, 0, xstate_size);
  118. fp->cwd = 0xffff037fu;
  119. fp->swd = 0xffff0000u;
  120. fp->twd = 0xffffffffu;
  121. fp->fos = 0xffff0000u;
  122. }
  123. }
  124. EXPORT_SYMBOL_GPL(fpu_finit);
  125. /*
  126. * The _current_ task is using the FPU for the first time
  127. * so initialize it and set the mxcsr to its default
  128. * value at reset if we support XMM instructions and then
  129. * remeber the current task has used the FPU.
  130. */
  131. int init_fpu(struct task_struct *tsk)
  132. {
  133. int ret;
  134. if (tsk_used_math(tsk)) {
  135. if (HAVE_HWFP && tsk == current)
  136. unlazy_fpu(tsk);
  137. return 0;
  138. }
  139. /*
  140. * Memory allocation at the first usage of the FPU and other state.
  141. */
  142. ret = fpu_alloc(&tsk->thread.fpu);
  143. if (ret)
  144. return ret;
  145. fpu_finit(&tsk->thread.fpu);
  146. set_stopped_child_used_math(tsk);
  147. return 0;
  148. }
  149. /*
  150. * The xstateregs_active() routine is the same as the fpregs_active() routine,
  151. * as the "regset->n" for the xstate regset will be updated based on the feature
  152. * capabilites supported by the xsave.
  153. */
  154. int fpregs_active(struct task_struct *target, const struct user_regset *regset)
  155. {
  156. return tsk_used_math(target) ? regset->n : 0;
  157. }
  158. int xfpregs_active(struct task_struct *target, const struct user_regset *regset)
  159. {
  160. return (cpu_has_fxsr && tsk_used_math(target)) ? regset->n : 0;
  161. }
  162. int xfpregs_get(struct task_struct *target, const struct user_regset *regset,
  163. unsigned int pos, unsigned int count,
  164. void *kbuf, void __user *ubuf)
  165. {
  166. int ret;
  167. if (!cpu_has_fxsr)
  168. return -ENODEV;
  169. ret = init_fpu(target);
  170. if (ret)
  171. return ret;
  172. sanitize_i387_state(target);
  173. return user_regset_copyout(&pos, &count, &kbuf, &ubuf,
  174. &target->thread.fpu.state->fxsave, 0, -1);
  175. }
  176. int xfpregs_set(struct task_struct *target, const struct user_regset *regset,
  177. unsigned int pos, unsigned int count,
  178. const void *kbuf, const void __user *ubuf)
  179. {
  180. int ret;
  181. if (!cpu_has_fxsr)
  182. return -ENODEV;
  183. ret = init_fpu(target);
  184. if (ret)
  185. return ret;
  186. sanitize_i387_state(target);
  187. ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf,
  188. &target->thread.fpu.state->fxsave, 0, -1);
  189. /*
  190. * mxcsr reserved bits must be masked to zero for security reasons.
  191. */
  192. target->thread.fpu.state->fxsave.mxcsr &= mxcsr_feature_mask;
  193. /*
  194. * update the header bits in the xsave header, indicating the
  195. * presence of FP and SSE state.
  196. */
  197. if (cpu_has_xsave)
  198. target->thread.fpu.state->xsave.xsave_hdr.xstate_bv |= XSTATE_FPSSE;
  199. return ret;
  200. }
  201. int xstateregs_get(struct task_struct *target, const struct user_regset *regset,
  202. unsigned int pos, unsigned int count,
  203. void *kbuf, void __user *ubuf)
  204. {
  205. int ret;
  206. if (!cpu_has_xsave)
  207. return -ENODEV;
  208. ret = init_fpu(target);
  209. if (ret)
  210. return ret;
  211. /*
  212. * Copy the 48bytes defined by the software first into the xstate
  213. * memory layout in the thread struct, so that we can copy the entire
  214. * xstateregs to the user using one user_regset_copyout().
  215. */
  216. memcpy(&target->thread.fpu.state->fxsave.sw_reserved,
  217. xstate_fx_sw_bytes, sizeof(xstate_fx_sw_bytes));
  218. /*
  219. * Copy the xstate memory layout.
  220. */
  221. ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf,
  222. &target->thread.fpu.state->xsave, 0, -1);
  223. return ret;
  224. }
  225. int xstateregs_set(struct task_struct *target, const struct user_regset *regset,
  226. unsigned int pos, unsigned int count,
  227. const void *kbuf, const void __user *ubuf)
  228. {
  229. int ret;
  230. struct xsave_hdr_struct *xsave_hdr;
  231. if (!cpu_has_xsave)
  232. return -ENODEV;
  233. ret = init_fpu(target);
  234. if (ret)
  235. return ret;
  236. ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf,
  237. &target->thread.fpu.state->xsave, 0, -1);
  238. /*
  239. * mxcsr reserved bits must be masked to zero for security reasons.
  240. */
  241. target->thread.fpu.state->fxsave.mxcsr &= mxcsr_feature_mask;
  242. xsave_hdr = &target->thread.fpu.state->xsave.xsave_hdr;
  243. xsave_hdr->xstate_bv &= pcntxt_mask;
  244. /*
  245. * These bits must be zero.
  246. */
  247. xsave_hdr->reserved1[0] = xsave_hdr->reserved1[1] = 0;
  248. return ret;
  249. }
  250. #if defined CONFIG_X86_32 || defined CONFIG_IA32_EMULATION
  251. /*
  252. * FPU tag word conversions.
  253. */
  254. static inline unsigned short twd_i387_to_fxsr(unsigned short twd)
  255. {
  256. unsigned int tmp; /* to avoid 16 bit prefixes in the code */
  257. /* Transform each pair of bits into 01 (valid) or 00 (empty) */
  258. tmp = ~twd;
  259. tmp = (tmp | (tmp>>1)) & 0x5555; /* 0V0V0V0V0V0V0V0V */
  260. /* and move the valid bits to the lower byte. */
  261. tmp = (tmp | (tmp >> 1)) & 0x3333; /* 00VV00VV00VV00VV */
  262. tmp = (tmp | (tmp >> 2)) & 0x0f0f; /* 0000VVVV0000VVVV */
  263. tmp = (tmp | (tmp >> 4)) & 0x00ff; /* 00000000VVVVVVVV */
  264. return tmp;
  265. }
  266. #define FPREG_ADDR(f, n) ((void *)&(f)->st_space + (n) * 16);
  267. #define FP_EXP_TAG_VALID 0
  268. #define FP_EXP_TAG_ZERO 1
  269. #define FP_EXP_TAG_SPECIAL 2
  270. #define FP_EXP_TAG_EMPTY 3
  271. static inline u32 twd_fxsr_to_i387(struct i387_fxsave_struct *fxsave)
  272. {
  273. struct _fpxreg *st;
  274. u32 tos = (fxsave->swd >> 11) & 7;
  275. u32 twd = (unsigned long) fxsave->twd;
  276. u32 tag;
  277. u32 ret = 0xffff0000u;
  278. int i;
  279. for (i = 0; i < 8; i++, twd >>= 1) {
  280. if (twd & 0x1) {
  281. st = FPREG_ADDR(fxsave, (i - tos) & 7);
  282. switch (st->exponent & 0x7fff) {
  283. case 0x7fff:
  284. tag = FP_EXP_TAG_SPECIAL;
  285. break;
  286. case 0x0000:
  287. if (!st->significand[0] &&
  288. !st->significand[1] &&
  289. !st->significand[2] &&
  290. !st->significand[3])
  291. tag = FP_EXP_TAG_ZERO;
  292. else
  293. tag = FP_EXP_TAG_SPECIAL;
  294. break;
  295. default:
  296. if (st->significand[3] & 0x8000)
  297. tag = FP_EXP_TAG_VALID;
  298. else
  299. tag = FP_EXP_TAG_SPECIAL;
  300. break;
  301. }
  302. } else {
  303. tag = FP_EXP_TAG_EMPTY;
  304. }
  305. ret |= tag << (2 * i);
  306. }
  307. return ret;
  308. }
  309. /*
  310. * FXSR floating point environment conversions.
  311. */
  312. static void
  313. convert_from_fxsr(struct user_i387_ia32_struct *env, struct task_struct *tsk)
  314. {
  315. struct i387_fxsave_struct *fxsave = &tsk->thread.fpu.state->fxsave;
  316. struct _fpreg *to = (struct _fpreg *) &env->st_space[0];
  317. struct _fpxreg *from = (struct _fpxreg *) &fxsave->st_space[0];
  318. int i;
  319. env->cwd = fxsave->cwd | 0xffff0000u;
  320. env->swd = fxsave->swd | 0xffff0000u;
  321. env->twd = twd_fxsr_to_i387(fxsave);
  322. #ifdef CONFIG_X86_64
  323. env->fip = fxsave->rip;
  324. env->foo = fxsave->rdp;
  325. /*
  326. * should be actually ds/cs at fpu exception time, but
  327. * that information is not available in 64bit mode.
  328. */
  329. env->fcs = task_pt_regs(tsk)->cs;
  330. if (tsk == current) {
  331. savesegment(ds, env->fos);
  332. } else {
  333. env->fos = tsk->thread.ds;
  334. }
  335. env->fos |= 0xffff0000;
  336. #else
  337. env->fip = fxsave->fip;
  338. env->fcs = (u16) fxsave->fcs | ((u32) fxsave->fop << 16);
  339. env->foo = fxsave->foo;
  340. env->fos = fxsave->fos;
  341. #endif
  342. for (i = 0; i < 8; ++i)
  343. memcpy(&to[i], &from[i], sizeof(to[0]));
  344. }
  345. static void convert_to_fxsr(struct task_struct *tsk,
  346. const struct user_i387_ia32_struct *env)
  347. {
  348. struct i387_fxsave_struct *fxsave = &tsk->thread.fpu.state->fxsave;
  349. struct _fpreg *from = (struct _fpreg *) &env->st_space[0];
  350. struct _fpxreg *to = (struct _fpxreg *) &fxsave->st_space[0];
  351. int i;
  352. fxsave->cwd = env->cwd;
  353. fxsave->swd = env->swd;
  354. fxsave->twd = twd_i387_to_fxsr(env->twd);
  355. fxsave->fop = (u16) ((u32) env->fcs >> 16);
  356. #ifdef CONFIG_X86_64
  357. fxsave->rip = env->fip;
  358. fxsave->rdp = env->foo;
  359. /* cs and ds ignored */
  360. #else
  361. fxsave->fip = env->fip;
  362. fxsave->fcs = (env->fcs & 0xffff);
  363. fxsave->foo = env->foo;
  364. fxsave->fos = env->fos;
  365. #endif
  366. for (i = 0; i < 8; ++i)
  367. memcpy(&to[i], &from[i], sizeof(from[0]));
  368. }
  369. int fpregs_get(struct task_struct *target, const struct user_regset *regset,
  370. unsigned int pos, unsigned int count,
  371. void *kbuf, void __user *ubuf)
  372. {
  373. struct user_i387_ia32_struct env;
  374. int ret;
  375. ret = init_fpu(target);
  376. if (ret)
  377. return ret;
  378. if (!HAVE_HWFP)
  379. return fpregs_soft_get(target, regset, pos, count, kbuf, ubuf);
  380. if (!cpu_has_fxsr) {
  381. return user_regset_copyout(&pos, &count, &kbuf, &ubuf,
  382. &target->thread.fpu.state->fsave, 0,
  383. -1);
  384. }
  385. sanitize_i387_state(target);
  386. if (kbuf && pos == 0 && count == sizeof(env)) {
  387. convert_from_fxsr(kbuf, target);
  388. return 0;
  389. }
  390. convert_from_fxsr(&env, target);
  391. return user_regset_copyout(&pos, &count, &kbuf, &ubuf, &env, 0, -1);
  392. }
  393. int fpregs_set(struct task_struct *target, const struct user_regset *regset,
  394. unsigned int pos, unsigned int count,
  395. const void *kbuf, const void __user *ubuf)
  396. {
  397. struct user_i387_ia32_struct env;
  398. int ret;
  399. ret = init_fpu(target);
  400. if (ret)
  401. return ret;
  402. sanitize_i387_state(target);
  403. if (!HAVE_HWFP)
  404. return fpregs_soft_set(target, regset, pos, count, kbuf, ubuf);
  405. if (!cpu_has_fxsr) {
  406. return user_regset_copyin(&pos, &count, &kbuf, &ubuf,
  407. &target->thread.fpu.state->fsave, 0, -1);
  408. }
  409. if (pos > 0 || count < sizeof(env))
  410. convert_from_fxsr(&env, target);
  411. ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, &env, 0, -1);
  412. if (!ret)
  413. convert_to_fxsr(target, &env);
  414. /*
  415. * update the header bit in the xsave header, indicating the
  416. * presence of FP.
  417. */
  418. if (cpu_has_xsave)
  419. target->thread.fpu.state->xsave.xsave_hdr.xstate_bv |= XSTATE_FP;
  420. return ret;
  421. }
  422. /*
  423. * Signal frame handlers.
  424. */
  425. static inline int save_i387_fsave(struct _fpstate_ia32 __user *buf)
  426. {
  427. struct task_struct *tsk = current;
  428. struct i387_fsave_struct *fp = &tsk->thread.fpu.state->fsave;
  429. fp->status = fp->swd;
  430. if (__copy_to_user(buf, fp, sizeof(struct i387_fsave_struct)))
  431. return -1;
  432. return 1;
  433. }
  434. static int save_i387_fxsave(struct _fpstate_ia32 __user *buf)
  435. {
  436. struct task_struct *tsk = current;
  437. struct i387_fxsave_struct *fx = &tsk->thread.fpu.state->fxsave;
  438. struct user_i387_ia32_struct env;
  439. int err = 0;
  440. convert_from_fxsr(&env, tsk);
  441. if (__copy_to_user(buf, &env, sizeof(env)))
  442. return -1;
  443. err |= __put_user(fx->swd, &buf->status);
  444. err |= __put_user(X86_FXSR_MAGIC, &buf->magic);
  445. if (err)
  446. return -1;
  447. if (__copy_to_user(&buf->_fxsr_env[0], fx, xstate_size))
  448. return -1;
  449. return 1;
  450. }
  451. static int save_i387_xsave(void __user *buf)
  452. {
  453. struct task_struct *tsk = current;
  454. struct _fpstate_ia32 __user *fx = buf;
  455. int err = 0;
  456. sanitize_i387_state(tsk);
  457. /*
  458. * For legacy compatible, we always set FP/SSE bits in the bit
  459. * vector while saving the state to the user context.
  460. * This will enable us capturing any changes(during sigreturn) to
  461. * the FP/SSE bits by the legacy applications which don't touch
  462. * xstate_bv in the xsave header.
  463. *
  464. * xsave aware applications can change the xstate_bv in the xsave
  465. * header as well as change any contents in the memory layout.
  466. * xrestore as part of sigreturn will capture all the changes.
  467. */
  468. tsk->thread.fpu.state->xsave.xsave_hdr.xstate_bv |= XSTATE_FPSSE;
  469. if (save_i387_fxsave(fx) < 0)
  470. return -1;
  471. err = __copy_to_user(&fx->sw_reserved, &fx_sw_reserved_ia32,
  472. sizeof(struct _fpx_sw_bytes));
  473. err |= __put_user(FP_XSTATE_MAGIC2,
  474. (__u32 __user *) (buf + sig_xstate_ia32_size
  475. - FP_XSTATE_MAGIC2_SIZE));
  476. if (err)
  477. return -1;
  478. return 1;
  479. }
  480. int save_i387_xstate_ia32(void __user *buf)
  481. {
  482. struct _fpstate_ia32 __user *fp = (struct _fpstate_ia32 __user *) buf;
  483. struct task_struct *tsk = current;
  484. if (!used_math())
  485. return 0;
  486. if (!access_ok(VERIFY_WRITE, buf, sig_xstate_ia32_size))
  487. return -EACCES;
  488. /*
  489. * This will cause a "finit" to be triggered by the next
  490. * attempted FPU operation by the 'current' process.
  491. */
  492. clear_used_math();
  493. if (!HAVE_HWFP) {
  494. return fpregs_soft_get(current, NULL,
  495. 0, sizeof(struct user_i387_ia32_struct),
  496. NULL, fp) ? -1 : 1;
  497. }
  498. unlazy_fpu(tsk);
  499. if (cpu_has_xsave)
  500. return save_i387_xsave(fp);
  501. if (cpu_has_fxsr)
  502. return save_i387_fxsave(fp);
  503. else
  504. return save_i387_fsave(fp);
  505. }
  506. static inline int restore_i387_fsave(struct _fpstate_ia32 __user *buf)
  507. {
  508. struct task_struct *tsk = current;
  509. return __copy_from_user(&tsk->thread.fpu.state->fsave, buf,
  510. sizeof(struct i387_fsave_struct));
  511. }
  512. static int restore_i387_fxsave(struct _fpstate_ia32 __user *buf,
  513. unsigned int size)
  514. {
  515. struct task_struct *tsk = current;
  516. struct user_i387_ia32_struct env;
  517. int err;
  518. err = __copy_from_user(&tsk->thread.fpu.state->fxsave, &buf->_fxsr_env[0],
  519. size);
  520. /* mxcsr reserved bits must be masked to zero for security reasons */
  521. tsk->thread.fpu.state->fxsave.mxcsr &= mxcsr_feature_mask;
  522. if (err || __copy_from_user(&env, buf, sizeof(env)))
  523. return 1;
  524. convert_to_fxsr(tsk, &env);
  525. return 0;
  526. }
  527. static int restore_i387_xsave(void __user *buf)
  528. {
  529. struct _fpx_sw_bytes fx_sw_user;
  530. struct _fpstate_ia32 __user *fx_user =
  531. ((struct _fpstate_ia32 __user *) buf);
  532. struct i387_fxsave_struct __user *fx =
  533. (struct i387_fxsave_struct __user *) &fx_user->_fxsr_env[0];
  534. struct xsave_hdr_struct *xsave_hdr =
  535. &current->thread.fpu.state->xsave.xsave_hdr;
  536. u64 mask;
  537. int err;
  538. if (check_for_xstate(fx, buf, &fx_sw_user))
  539. goto fx_only;
  540. mask = fx_sw_user.xstate_bv;
  541. err = restore_i387_fxsave(buf, fx_sw_user.xstate_size);
  542. xsave_hdr->xstate_bv &= pcntxt_mask;
  543. /*
  544. * These bits must be zero.
  545. */
  546. xsave_hdr->reserved1[0] = xsave_hdr->reserved1[1] = 0;
  547. /*
  548. * Init the state that is not present in the memory layout
  549. * and enabled by the OS.
  550. */
  551. mask = ~(pcntxt_mask & ~mask);
  552. xsave_hdr->xstate_bv &= mask;
  553. return err;
  554. fx_only:
  555. /*
  556. * Couldn't find the extended state information in the memory
  557. * layout. Restore the FP/SSE and init the other extended state
  558. * enabled by the OS.
  559. */
  560. xsave_hdr->xstate_bv = XSTATE_FPSSE;
  561. return restore_i387_fxsave(buf, sizeof(struct i387_fxsave_struct));
  562. }
  563. int restore_i387_xstate_ia32(void __user *buf)
  564. {
  565. int err;
  566. struct task_struct *tsk = current;
  567. struct _fpstate_ia32 __user *fp = (struct _fpstate_ia32 __user *) buf;
  568. if (HAVE_HWFP)
  569. clear_fpu(tsk);
  570. if (!buf) {
  571. if (used_math()) {
  572. clear_fpu(tsk);
  573. clear_used_math();
  574. }
  575. return 0;
  576. } else
  577. if (!access_ok(VERIFY_READ, buf, sig_xstate_ia32_size))
  578. return -EACCES;
  579. if (!used_math()) {
  580. err = init_fpu(tsk);
  581. if (err)
  582. return err;
  583. }
  584. if (HAVE_HWFP) {
  585. if (cpu_has_xsave)
  586. err = restore_i387_xsave(buf);
  587. else if (cpu_has_fxsr)
  588. err = restore_i387_fxsave(fp, sizeof(struct
  589. i387_fxsave_struct));
  590. else
  591. err = restore_i387_fsave(fp);
  592. } else {
  593. err = fpregs_soft_set(current, NULL,
  594. 0, sizeof(struct user_i387_ia32_struct),
  595. NULL, fp) != 0;
  596. }
  597. set_used_math();
  598. return err;
  599. }
  600. /*
  601. * FPU state for core dumps.
  602. * This is only used for a.out dumps now.
  603. * It is declared generically using elf_fpregset_t (which is
  604. * struct user_i387_struct) but is in fact only used for 32-bit
  605. * dumps, so on 64-bit it is really struct user_i387_ia32_struct.
  606. */
  607. int dump_fpu(struct pt_regs *regs, struct user_i387_struct *fpu)
  608. {
  609. struct task_struct *tsk = current;
  610. int fpvalid;
  611. fpvalid = !!used_math();
  612. if (fpvalid)
  613. fpvalid = !fpregs_get(tsk, NULL,
  614. 0, sizeof(struct user_i387_ia32_struct),
  615. fpu, NULL);
  616. return fpvalid;
  617. }
  618. EXPORT_SYMBOL(dump_fpu);
  619. #endif /* CONFIG_X86_32 || CONFIG_IA32_EMULATION */