iomap.h 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
  1. /*
  2. * IO mappings for OMAP2+
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the
  6. * Free Software Foundation; either version 2 of the License, or (at your
  7. * option) any later version.
  8. *
  9. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  10. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  12. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  13. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  14. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  15. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  16. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  17. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  18. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  19. *
  20. * You should have received a copy of the GNU General Public License along
  21. * with this program; if not, write to the Free Software Foundation, Inc.,
  22. * 675 Mass Ave, Cambridge, MA 02139, USA.
  23. */
  24. #ifdef __ASSEMBLER__
  25. #define IOMEM(x) (x)
  26. #else
  27. #define IOMEM(x) ((void __force __iomem *)(x))
  28. #endif
  29. #define OMAP2_L3_IO_OFFSET 0x90000000
  30. #define OMAP2_L3_IO_ADDRESS(pa) IOMEM((pa) + OMAP2_L3_IO_OFFSET) /* L3 */
  31. #define OMAP2_L4_IO_OFFSET 0xb2000000
  32. #define OMAP2_L4_IO_ADDRESS(pa) IOMEM((pa) + OMAP2_L4_IO_OFFSET) /* L4 */
  33. #define OMAP4_L3_IO_OFFSET 0xb4000000
  34. #define OMAP4_L3_IO_ADDRESS(pa) IOMEM((pa) + OMAP4_L3_IO_OFFSET) /* L3 */
  35. #define AM33XX_L4_WK_IO_OFFSET 0xb5000000
  36. #define AM33XX_L4_WK_IO_ADDRESS(pa) IOMEM((pa) + AM33XX_L4_WK_IO_OFFSET)
  37. #define OMAP4_L3_PER_IO_OFFSET 0xb1100000
  38. #define OMAP4_L3_PER_IO_ADDRESS(pa) IOMEM((pa) + OMAP4_L3_PER_IO_OFFSET)
  39. #define OMAP4_GPMC_IO_OFFSET 0xa9000000
  40. #define OMAP4_GPMC_IO_ADDRESS(pa) IOMEM((pa) + OMAP4_GPMC_IO_OFFSET)
  41. #define OMAP2_EMU_IO_OFFSET 0xaa800000 /* Emulation */
  42. #define OMAP2_EMU_IO_ADDRESS(pa) IOMEM((pa) + OMAP2_EMU_IO_OFFSET)
  43. /*
  44. * ----------------------------------------------------------------------------
  45. * Omap2 specific IO mapping
  46. * ----------------------------------------------------------------------------
  47. */
  48. /* We map both L3 and L4 on OMAP2 */
  49. #define L3_24XX_PHYS L3_24XX_BASE /* 0x68000000 --> 0xf8000000*/
  50. #define L3_24XX_VIRT (L3_24XX_PHYS + OMAP2_L3_IO_OFFSET)
  51. #define L3_24XX_SIZE SZ_1M /* 44kB of 128MB used, want 1MB sect */
  52. #define L4_24XX_PHYS L4_24XX_BASE /* 0x48000000 --> 0xfa000000 */
  53. #define L4_24XX_VIRT (L4_24XX_PHYS + OMAP2_L4_IO_OFFSET)
  54. #define L4_24XX_SIZE SZ_1M /* 1MB of 128MB used, want 1MB sect */
  55. #define L4_WK_243X_PHYS L4_WK_243X_BASE /* 0x49000000 --> 0xfb000000 */
  56. #define L4_WK_243X_VIRT (L4_WK_243X_PHYS + OMAP2_L4_IO_OFFSET)
  57. #define L4_WK_243X_SIZE SZ_1M
  58. #define OMAP243X_GPMC_PHYS OMAP243X_GPMC_BASE
  59. #define OMAP243X_GPMC_VIRT (OMAP243X_GPMC_PHYS + OMAP2_L3_IO_OFFSET)
  60. /* 0x6e000000 --> 0xfe000000 */
  61. #define OMAP243X_GPMC_SIZE SZ_1M
  62. #define OMAP243X_SDRC_PHYS OMAP243X_SDRC_BASE
  63. /* 0x6D000000 --> 0xfd000000 */
  64. #define OMAP243X_SDRC_VIRT (OMAP243X_SDRC_PHYS + OMAP2_L3_IO_OFFSET)
  65. #define OMAP243X_SDRC_SIZE SZ_1M
  66. #define OMAP243X_SMS_PHYS OMAP243X_SMS_BASE
  67. /* 0x6c000000 --> 0xfc000000 */
  68. #define OMAP243X_SMS_VIRT (OMAP243X_SMS_PHYS + OMAP2_L3_IO_OFFSET)
  69. #define OMAP243X_SMS_SIZE SZ_1M
  70. /* 2420 IVA */
  71. #define DSP_MEM_2420_PHYS OMAP2420_DSP_MEM_BASE
  72. /* 0x58000000 --> 0xfc100000 */
  73. #define DSP_MEM_2420_VIRT 0xfc100000
  74. #define DSP_MEM_2420_SIZE 0x28000
  75. #define DSP_IPI_2420_PHYS OMAP2420_DSP_IPI_BASE
  76. /* 0x59000000 --> 0xfc128000 */
  77. #define DSP_IPI_2420_VIRT 0xfc128000
  78. #define DSP_IPI_2420_SIZE SZ_4K
  79. #define DSP_MMU_2420_PHYS OMAP2420_DSP_MMU_BASE
  80. /* 0x5a000000 --> 0xfc129000 */
  81. #define DSP_MMU_2420_VIRT 0xfc129000
  82. #define DSP_MMU_2420_SIZE SZ_4K
  83. /* 2430 IVA2.1 - currently unmapped */
  84. /*
  85. * ----------------------------------------------------------------------------
  86. * Omap3 specific IO mapping
  87. * ----------------------------------------------------------------------------
  88. */
  89. /* We map both L3 and L4 on OMAP3 */
  90. #define L3_34XX_PHYS L3_34XX_BASE /* 0x68000000 --> 0xf8000000 */
  91. #define L3_34XX_VIRT (L3_34XX_PHYS + OMAP2_L3_IO_OFFSET)
  92. #define L3_34XX_SIZE SZ_1M /* 44kB of 128MB used, want 1MB sect */
  93. #define L4_34XX_PHYS L4_34XX_BASE /* 0x48000000 --> 0xfa000000 */
  94. #define L4_34XX_VIRT (L4_34XX_PHYS + OMAP2_L4_IO_OFFSET)
  95. #define L4_34XX_SIZE SZ_4M /* 1MB of 128MB used, want 1MB sect */
  96. /*
  97. * ----------------------------------------------------------------------------
  98. * AM33XX specific IO mapping
  99. * ----------------------------------------------------------------------------
  100. */
  101. #define L4_WK_AM33XX_PHYS L4_WK_AM33XX_BASE
  102. #define L4_WK_AM33XX_VIRT (L4_WK_AM33XX_PHYS + AM33XX_L4_WK_IO_OFFSET)
  103. #define L4_WK_AM33XX_SIZE SZ_4M /* 1MB of 128MB used, want 1MB sect */
  104. /*
  105. * Need to look at the Size 4M for L4.
  106. * VPOM3430 was not working for Int controller
  107. */
  108. #define L4_PER_34XX_PHYS L4_PER_34XX_BASE
  109. /* 0x49000000 --> 0xfb000000 */
  110. #define L4_PER_34XX_VIRT (L4_PER_34XX_PHYS + OMAP2_L4_IO_OFFSET)
  111. #define L4_PER_34XX_SIZE SZ_1M
  112. #define L4_EMU_34XX_PHYS L4_EMU_34XX_BASE
  113. /* 0x54000000 --> 0xfe800000 */
  114. #define L4_EMU_34XX_VIRT (L4_EMU_34XX_PHYS + OMAP2_EMU_IO_OFFSET)
  115. #define L4_EMU_34XX_SIZE SZ_8M
  116. #define OMAP34XX_GPMC_PHYS OMAP34XX_GPMC_BASE
  117. /* 0x6e000000 --> 0xfe000000 */
  118. #define OMAP34XX_GPMC_VIRT (OMAP34XX_GPMC_PHYS + OMAP2_L3_IO_OFFSET)
  119. #define OMAP34XX_GPMC_SIZE SZ_1M
  120. #define OMAP343X_SMS_PHYS OMAP343X_SMS_BASE
  121. /* 0x6c000000 --> 0xfc000000 */
  122. #define OMAP343X_SMS_VIRT (OMAP343X_SMS_PHYS + OMAP2_L3_IO_OFFSET)
  123. #define OMAP343X_SMS_SIZE SZ_1M
  124. #define OMAP343X_SDRC_PHYS OMAP343X_SDRC_BASE
  125. /* 0x6D000000 --> 0xfd000000 */
  126. #define OMAP343X_SDRC_VIRT (OMAP343X_SDRC_PHYS + OMAP2_L3_IO_OFFSET)
  127. #define OMAP343X_SDRC_SIZE SZ_1M
  128. /* 3430 IVA - currently unmapped */
  129. /*
  130. * ----------------------------------------------------------------------------
  131. * Omap4 specific IO mapping
  132. * ----------------------------------------------------------------------------
  133. */
  134. /* We map both L3 and L4 on OMAP4 */
  135. #define L3_44XX_PHYS L3_44XX_BASE /* 0x44000000 --> 0xf8000000 */
  136. #define L3_44XX_VIRT (L3_44XX_PHYS + OMAP4_L3_IO_OFFSET)
  137. #define L3_44XX_SIZE SZ_1M
  138. #define L4_44XX_PHYS L4_44XX_BASE /* 0x4a000000 --> 0xfc000000 */
  139. #define L4_44XX_VIRT (L4_44XX_PHYS + OMAP2_L4_IO_OFFSET)
  140. #define L4_44XX_SIZE SZ_4M
  141. #define L4_PER_44XX_PHYS L4_PER_44XX_BASE
  142. /* 0x48000000 --> 0xfa000000 */
  143. #define L4_PER_44XX_VIRT (L4_PER_44XX_PHYS + OMAP2_L4_IO_OFFSET)
  144. #define L4_PER_44XX_SIZE SZ_4M
  145. #define L4_ABE_44XX_PHYS L4_ABE_44XX_BASE
  146. /* 0x49000000 --> 0xfb000000 */
  147. #define L4_ABE_44XX_VIRT (L4_ABE_44XX_PHYS + OMAP2_L4_IO_OFFSET)
  148. #define L4_ABE_44XX_SIZE SZ_1M
  149. #define L4_EMU_44XX_PHYS L4_EMU_44XX_BASE
  150. /* 0x54000000 --> 0xfe800000 */
  151. #define L4_EMU_44XX_VIRT (L4_EMU_44XX_PHYS + OMAP2_EMU_IO_OFFSET)
  152. #define L4_EMU_44XX_SIZE SZ_8M
  153. #define OMAP44XX_GPMC_PHYS OMAP44XX_GPMC_BASE
  154. /* 0x50000000 --> 0xf9000000 */
  155. #define OMAP44XX_GPMC_VIRT (OMAP44XX_GPMC_PHYS + OMAP4_GPMC_IO_OFFSET)
  156. #define OMAP44XX_GPMC_SIZE SZ_1M
  157. #define OMAP44XX_EMIF1_PHYS OMAP44XX_EMIF1_BASE
  158. /* 0x4c000000 --> 0xfd100000 */
  159. #define OMAP44XX_EMIF1_VIRT (OMAP44XX_EMIF1_PHYS + OMAP4_L3_PER_IO_OFFSET)
  160. #define OMAP44XX_EMIF1_SIZE SZ_1M
  161. #define OMAP44XX_EMIF2_PHYS OMAP44XX_EMIF2_BASE
  162. /* 0x4d000000 --> 0xfd200000 */
  163. #define OMAP44XX_EMIF2_SIZE SZ_1M
  164. #define OMAP44XX_EMIF2_VIRT (OMAP44XX_EMIF1_VIRT + OMAP44XX_EMIF1_SIZE)
  165. #define OMAP44XX_DMM_PHYS OMAP44XX_DMM_BASE
  166. /* 0x4e000000 --> 0xfd300000 */
  167. #define OMAP44XX_DMM_SIZE SZ_1M
  168. #define OMAP44XX_DMM_VIRT (OMAP44XX_EMIF2_VIRT + OMAP44XX_EMIF2_SIZE)