ste-u300.dts 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /*
  2. * Device Tree for the ST-Ericsson U300 Machine and SoC
  3. */
  4. /dts-v1/;
  5. /include/ "skeleton.dtsi"
  6. / {
  7. model = "ST-Ericsson U300";
  8. compatible = "stericsson,u300";
  9. #address-cells = <1>;
  10. #size-cells = <1>;
  11. chosen {
  12. bootargs = "root=/dev/ram0 console=ttyAMA0,115200n8 earlyprintk";
  13. };
  14. aliases {
  15. serial0 = &uart0;
  16. serial1 = &uart1;
  17. };
  18. memory {
  19. reg = <0x48000000 0x03c00000>;
  20. };
  21. timer: timer@c0014000 {
  22. compatible = "stericsson,u300-apptimer";
  23. reg = <0xc0014000 0x1000>;
  24. interrupt-parent = <&vica>;
  25. interrupts = <24 25 26 27>;
  26. };
  27. gpio: gpio@c0016000 {
  28. compatible = "stericsson,gpio-coh901";
  29. reg = <0xc0016000 0x1000>;
  30. interrupt-parent = <&vicb>;
  31. interrupts = <0 1 2 18 21 22 23>;
  32. interrupt-names = "gpio0", "gpio1", "gpio2", "gpio3",
  33. "gpio4", "gpio5", "gpio6";
  34. interrupt-controller;
  35. #interrupt-cells = <2>;
  36. gpio-controller;
  37. #gpio-cells = <2>;
  38. };
  39. pinctrl: pinctrl@c0011000 {
  40. compatible = "stericsson,pinctrl-u300";
  41. reg = <0xc0011000 0x1000>;
  42. };
  43. watchdog: watchdog@c0012000 {
  44. compatible = "stericsson,coh901327";
  45. reg = <0xc0012000 0x1000>;
  46. interrupt-parent = <&vicb>;
  47. interrupts = <3>;
  48. };
  49. rtc: rtc@c0017000 {
  50. compatible = "stericsson,coh901331";
  51. reg = <0xc0017000 0x1000>;
  52. interrupt-parent = <&vicb>;
  53. interrupts = <10>;
  54. };
  55. i2c0: i2c@c0004000 {
  56. compatible = "st,ddci2c";
  57. reg = <0xc0004000 0x1000>;
  58. interrupt-parent = <&vicb>;
  59. interrupts = <8>;
  60. #address-cells = <1>;
  61. #size-cells = <0>;
  62. };
  63. i2c1: i2c@c0005000 {
  64. compatible = "st,ddci2c";
  65. reg = <0xc0005000 0x1000>;
  66. interrupt-parent = <&vicb>;
  67. interrupts = <9>;
  68. #address-cells = <1>;
  69. #size-cells = <0>;
  70. };
  71. amba {
  72. compatible = "arm,amba-bus";
  73. #address-cells = <1>;
  74. #size-cells = <1>;
  75. ranges;
  76. vica: interrupt-controller@a0001000 {
  77. compatible = "arm,versatile-vic";
  78. interrupt-controller;
  79. #interrupt-cells = <1>;
  80. reg = <0xa0001000 0x20>;
  81. };
  82. vicb: interrupt-controller@a0002000 {
  83. compatible = "arm,versatile-vic";
  84. interrupt-controller;
  85. #interrupt-cells = <1>;
  86. reg = <0xa0002000 0x20>;
  87. };
  88. uart0: serial@c0013000 {
  89. compatible = "arm,pl011", "arm,primecell";
  90. reg = <0xc0013000 0x1000>;
  91. interrupt-parent = <&vica>;
  92. interrupts = <22>;
  93. };
  94. uart1: serial@c0007000 {
  95. compatible = "arm,pl011", "arm,primecell";
  96. reg = <0xc0007000 0x1000>;
  97. interrupt-parent = <&vicb>;
  98. interrupts = <20>;
  99. };
  100. };
  101. };