pci.h 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. #ifndef __SPARC_PCI_H
  2. #define __SPARC_PCI_H
  3. #ifdef __KERNEL__
  4. /* Can be used to override the logic in pci_scan_bus for skipping
  5. * already-configured bus numbers - to be used for buggy BIOSes
  6. * or architectures with incomplete PCI setup by the loader.
  7. */
  8. #define pcibios_assign_all_busses() 0
  9. #define pcibios_scan_all_fns(a, b) 0
  10. #define PCIBIOS_MIN_IO 0UL
  11. #define PCIBIOS_MIN_MEM 0UL
  12. #define PCI_IRQ_NONE 0xffffffff
  13. static inline void pcibios_set_master(struct pci_dev *dev)
  14. {
  15. /* No special bus mastering setup handling */
  16. }
  17. static inline void pcibios_penalize_isa_irq(int irq, int active)
  18. {
  19. /* We don't do dynamic PCI IRQ allocation */
  20. }
  21. /* Dynamic DMA mapping stuff.
  22. */
  23. #define PCI_DMA_BUS_IS_PHYS (0)
  24. #include <asm/scatterlist.h>
  25. struct pci_dev;
  26. /* Allocate and map kernel buffer using consistent mode DMA for a device.
  27. * hwdev should be valid struct pci_dev pointer for PCI devices.
  28. */
  29. extern void *pci_alloc_consistent(struct pci_dev *hwdev, size_t size, dma_addr_t *dma_handle);
  30. /* Free and unmap a consistent DMA buffer.
  31. * cpu_addr is what was returned from pci_alloc_consistent,
  32. * size must be the same as what as passed into pci_alloc_consistent,
  33. * and likewise dma_addr must be the same as what *dma_addrp was set to.
  34. *
  35. * References to the memory and mappings assosciated with cpu_addr/dma_addr
  36. * past this call are illegal.
  37. */
  38. extern void pci_free_consistent(struct pci_dev *hwdev, size_t size, void *vaddr, dma_addr_t dma_handle);
  39. /* Map a single buffer of the indicated size for DMA in streaming mode.
  40. * The 32-bit bus address to use is returned.
  41. *
  42. * Once the device is given the dma address, the device owns this memory
  43. * until either pci_unmap_single or pci_dma_sync_single_for_cpu is performed.
  44. */
  45. extern dma_addr_t pci_map_single(struct pci_dev *hwdev, void *ptr, size_t size, int direction);
  46. /* Unmap a single streaming mode DMA translation. The dma_addr and size
  47. * must match what was provided for in a previous pci_map_single call. All
  48. * other usages are undefined.
  49. *
  50. * After this call, reads by the cpu to the buffer are guaranteed to see
  51. * whatever the device wrote there.
  52. */
  53. extern void pci_unmap_single(struct pci_dev *hwdev, dma_addr_t dma_addr, size_t size, int direction);
  54. /* pci_unmap_{single,page} is not a nop, thus... */
  55. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) \
  56. dma_addr_t ADDR_NAME;
  57. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME) \
  58. __u32 LEN_NAME;
  59. #define pci_unmap_addr(PTR, ADDR_NAME) \
  60. ((PTR)->ADDR_NAME)
  61. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) \
  62. (((PTR)->ADDR_NAME) = (VAL))
  63. #define pci_unmap_len(PTR, LEN_NAME) \
  64. ((PTR)->LEN_NAME)
  65. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) \
  66. (((PTR)->LEN_NAME) = (VAL))
  67. /*
  68. * Same as above, only with pages instead of mapped addresses.
  69. */
  70. extern dma_addr_t pci_map_page(struct pci_dev *hwdev, struct page *page,
  71. unsigned long offset, size_t size, int direction);
  72. extern void pci_unmap_page(struct pci_dev *hwdev,
  73. dma_addr_t dma_address, size_t size, int direction);
  74. /* Map a set of buffers described by scatterlist in streaming
  75. * mode for DMA. This is the scather-gather version of the
  76. * above pci_map_single interface. Here the scatter gather list
  77. * elements are each tagged with the appropriate dma address
  78. * and length. They are obtained via sg_dma_{address,length}(SG).
  79. *
  80. * NOTE: An implementation may be able to use a smaller number of
  81. * DMA address/length pairs than there are SG table elements.
  82. * (for example via virtual mapping capabilities)
  83. * The routine returns the number of addr/length pairs actually
  84. * used, at most nents.
  85. *
  86. * Device ownership issues as mentioned above for pci_map_single are
  87. * the same here.
  88. */
  89. extern int pci_map_sg(struct pci_dev *hwdev, struct scatterlist *sg, int nents, int direction);
  90. /* Unmap a set of streaming mode DMA translations.
  91. * Again, cpu read rules concerning calls here are the same as for
  92. * pci_unmap_single() above.
  93. */
  94. extern void pci_unmap_sg(struct pci_dev *hwdev, struct scatterlist *sg, int nhwents, int direction);
  95. /* Make physical memory consistent for a single
  96. * streaming mode DMA translation after a transfer.
  97. *
  98. * If you perform a pci_map_single() but wish to interrogate the
  99. * buffer using the cpu, yet do not wish to teardown the PCI dma
  100. * mapping, you must call this function before doing so. At the
  101. * next point you give the PCI dma address back to the card, you
  102. * must first perform a pci_dma_sync_for_device, and then the device
  103. * again owns the buffer.
  104. */
  105. extern void pci_dma_sync_single_for_cpu(struct pci_dev *hwdev, dma_addr_t dma_handle, size_t size, int direction);
  106. extern void pci_dma_sync_single_for_device(struct pci_dev *hwdev, dma_addr_t dma_handle, size_t size, int direction);
  107. /* Make physical memory consistent for a set of streaming
  108. * mode DMA translations after a transfer.
  109. *
  110. * The same as pci_dma_sync_single_* but for a scatter-gather list,
  111. * same rules and usage.
  112. */
  113. extern void pci_dma_sync_sg_for_cpu(struct pci_dev *hwdev, struct scatterlist *sg, int nelems, int direction);
  114. extern void pci_dma_sync_sg_for_device(struct pci_dev *hwdev, struct scatterlist *sg, int nelems, int direction);
  115. /* Return whether the given PCI device DMA address mask can
  116. * be supported properly. For example, if your device can
  117. * only drive the low 24-bits during PCI bus mastering, then
  118. * you would pass 0x00ffffff as the mask to this function.
  119. */
  120. static inline int pci_dma_supported(struct pci_dev *hwdev, u64 mask)
  121. {
  122. return 1;
  123. }
  124. #define pci_dac_dma_supported(dev, mask) (0)
  125. #ifdef CONFIG_PCI
  126. static inline void pci_dma_burst_advice(struct pci_dev *pdev,
  127. enum pci_dma_burst_strategy *strat,
  128. unsigned long *strategy_parameter)
  129. {
  130. *strat = PCI_DMA_BURST_INFINITY;
  131. *strategy_parameter = ~0UL;
  132. }
  133. #endif
  134. static inline void pcibios_add_platform_entries(struct pci_dev *dev)
  135. {
  136. }
  137. #define PCI_DMA_ERROR_CODE (~(dma_addr_t)0x0)
  138. static inline int pci_dma_mapping_error(dma_addr_t dma_addr)
  139. {
  140. return (dma_addr == PCI_DMA_ERROR_CODE);
  141. }
  142. struct device_node;
  143. extern struct device_node *pci_device_to_OF_node(struct pci_dev *pdev);
  144. #endif /* __KERNEL__ */
  145. /* generic pci stuff */
  146. #include <asm-generic/pci.h>
  147. #endif /* __SPARC_PCI_H */