fixup-jmr3927.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. *
  3. * BRIEF MODULE DESCRIPTION
  4. * Board specific pci fixups.
  5. *
  6. * Copyright 2001 MontaVista Software Inc.
  7. * Author: MontaVista Software, Inc.
  8. * ppopov@mvista.com or source@mvista.com
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. *
  15. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  16. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  18. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  19. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  20. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  21. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  22. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  23. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  24. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25. *
  26. * You should have received a copy of the GNU General Public License along
  27. * with this program; if not, write to the Free Software Foundation, Inc.,
  28. * 675 Mass Ave, Cambridge, MA 02139, USA.
  29. */
  30. #include <linux/types.h>
  31. #include <linux/pci.h>
  32. #include <linux/kernel.h>
  33. #include <linux/init.h>
  34. #include <asm/jmr3927/jmr3927.h>
  35. int __init pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
  36. {
  37. unsigned char irq = pin;
  38. /* SMSC SLC90E66 IDE uses irq 14, 15 (default) */
  39. if (dev->vendor == PCI_VENDOR_ID_EFAR &&
  40. dev->device == PCI_DEVICE_ID_EFAR_SLC90E66_1)
  41. return irq;
  42. /* IRQ rotation (PICMG) */
  43. irq--; /* 0-3 */
  44. if (dev->bus->parent == NULL &&
  45. slot == TX3927_PCIC_IDSEL_AD_TO_SLOT(23)) {
  46. /* PCI CardSlot (IDSEL=A23, DevNu=12) */
  47. /* PCIA => PCIC (IDSEL=A23) */
  48. /* NOTE: JMR3927 JP1 must be set to OPEN */
  49. irq = (irq + 2) % 4;
  50. } else if (dev->bus->parent == NULL &&
  51. slot == TX3927_PCIC_IDSEL_AD_TO_SLOT(22)) {
  52. /* PCI CardSlot (IDSEL=A22, DevNu=11) */
  53. /* PCIA => PCIA (IDSEL=A22) */
  54. /* NOTE: JMR3927 JP1 must be set to OPEN */
  55. irq = (irq + 0) % 4;
  56. } else {
  57. /* PCI Backplane */
  58. irq = (irq + 3 + slot) % 4;
  59. }
  60. irq++; /* 1-4 */
  61. switch (irq) {
  62. case 1:
  63. irq = JMR3927_IRQ_IOC_PCIA;
  64. break;
  65. case 2:
  66. // wrong for backplane irq = JMR3927_IRQ_IOC_PCIB;
  67. irq = JMR3927_IRQ_IOC_PCID;
  68. break;
  69. case 3:
  70. irq = JMR3927_IRQ_IOC_PCIC;
  71. break;
  72. case 4:
  73. // wrong for backplane irq = JMR3927_IRQ_IOC_PCID;
  74. irq = JMR3927_IRQ_IOC_PCIB;
  75. break;
  76. }
  77. /* Check OnBoard Ethernet (IDSEL=A24, DevNu=13) */
  78. if (dev->bus->parent == NULL &&
  79. slot == TX3927_PCIC_IDSEL_AD_TO_SLOT(24)) {
  80. extern int jmr3927_ether1_irq;
  81. /* check this irq line was reserved for ether1 */
  82. if (jmr3927_ether1_irq != JMR3927_IRQ_ETHER0)
  83. irq = JMR3927_IRQ_ETHER0;
  84. else
  85. irq = 0; /* disable */
  86. }
  87. return irq;
  88. }
  89. /* Do platform specific device initialization at pci_enable_device() time */
  90. int pcibios_plat_dev_init(struct pci_dev *dev)
  91. {
  92. return 0;
  93. }