head_booke.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301
  1. #ifndef __HEAD_BOOKE_H__
  2. #define __HEAD_BOOKE_H__
  3. /*
  4. * Macros used for common Book-e exception handling
  5. */
  6. #define SET_IVOR(vector_number, vector_label) \
  7. li r26,vector_label@l; \
  8. mtspr SPRN_IVOR##vector_number,r26; \
  9. sync
  10. #define NORMAL_EXCEPTION_PROLOG \
  11. mtspr SPRN_SPRG0,r10; /* save two registers to work with */\
  12. mtspr SPRN_SPRG1,r11; \
  13. mtspr SPRN_SPRG4W,r1; \
  14. mfcr r10; /* save CR in r10 for now */\
  15. mfspr r11,SPRN_SRR1; /* check whether user or kernel */\
  16. andi. r11,r11,MSR_PR; \
  17. beq 1f; \
  18. mfspr r1,SPRN_SPRG3; /* if from user, start at top of */\
  19. lwz r1,THREAD_INFO-THREAD(r1); /* this thread's kernel stack */\
  20. addi r1,r1,THREAD_SIZE; \
  21. 1: subi r1,r1,INT_FRAME_SIZE; /* Allocate an exception frame */\
  22. mr r11,r1; \
  23. stw r10,_CCR(r11); /* save various registers */\
  24. stw r12,GPR12(r11); \
  25. stw r9,GPR9(r11); \
  26. mfspr r10,SPRN_SPRG0; \
  27. stw r10,GPR10(r11); \
  28. mfspr r12,SPRN_SPRG1; \
  29. stw r12,GPR11(r11); \
  30. mflr r10; \
  31. stw r10,_LINK(r11); \
  32. mfspr r10,SPRN_SPRG4R; \
  33. mfspr r12,SPRN_SRR0; \
  34. stw r10,GPR1(r11); \
  35. mfspr r9,SPRN_SRR1; \
  36. stw r10,0(r11); \
  37. rlwinm r9,r9,0,14,12; /* clear MSR_WE (necessary?) */\
  38. stw r0,GPR0(r11); \
  39. SAVE_4GPRS(3, r11); \
  40. SAVE_2GPRS(7, r11)
  41. /* To handle the additional exception priority levels on 40x and Book-E
  42. * processors we allocate a 4k stack per additional priority level. The various
  43. * head_xxx.S files allocate space (exception_stack_top) for each priority's
  44. * stack times the number of CPUs
  45. *
  46. * On 40x critical is the only additional level
  47. * On 44x/e500 we have critical and machine check
  48. *
  49. * Additionally we reserve a SPRG for each priority level so we can free up a
  50. * GPR to use as the base for indirect access to the exception stacks. This
  51. * is necessary since the MMU is always on, for Book-E parts, and the stacks
  52. * are offset from KERNELBASE.
  53. *
  54. */
  55. #define BOOKE_EXCEPTION_STACK_SIZE (8192)
  56. /* CRIT_SPRG only used in critical exception handling */
  57. #define CRIT_SPRG SPRN_SPRG2
  58. /* MCHECK_SPRG only used in critical exception handling */
  59. #define MCHECK_SPRG SPRN_SPRG6W
  60. #define MCHECK_STACK_TOP (exception_stack_top - 4096)
  61. #define CRIT_STACK_TOP (exception_stack_top)
  62. #ifdef CONFIG_SMP
  63. #define BOOKE_LOAD_EXC_LEVEL_STACK(level) \
  64. mfspr r8,SPRN_PIR; \
  65. mulli r8,r8,BOOKE_EXCEPTION_STACK_SIZE; \
  66. neg r8,r8; \
  67. addis r8,r8,level##_STACK_TOP@ha; \
  68. addi r8,r8,level##_STACK_TOP@l
  69. #else
  70. #define BOOKE_LOAD_EXC_LEVEL_STACK(level) \
  71. lis r8,level##_STACK_TOP@h; \
  72. ori r8,r8,level##_STACK_TOP@l
  73. #endif
  74. /*
  75. * Exception prolog for critical/machine check exceptions. This is a
  76. * little different from the normal exception prolog above since a
  77. * critical/machine check exception can potentially occur at any point
  78. * during normal exception processing. Thus we cannot use the same SPRG
  79. * registers as the normal prolog above. Instead we use a portion of the
  80. * critical/machine check exception stack at low physical addresses.
  81. */
  82. #define EXC_LEVEL_EXCEPTION_PROLOG(exc_level, exc_level_srr0, exc_level_srr1) \
  83. mtspr exc_level##_SPRG,r8; \
  84. BOOKE_LOAD_EXC_LEVEL_STACK(exc_level);/* r8 points to the exc_level stack*/ \
  85. stw r10,GPR10-INT_FRAME_SIZE(r8); \
  86. stw r11,GPR11-INT_FRAME_SIZE(r8); \
  87. mfcr r10; /* save CR in r10 for now */\
  88. mfspr r11,exc_level_srr1; /* check whether user or kernel */\
  89. andi. r11,r11,MSR_PR; \
  90. mr r11,r8; \
  91. mfspr r8,exc_level##_SPRG; \
  92. beq 1f; \
  93. /* COMING FROM USER MODE */ \
  94. mfspr r11,SPRN_SPRG3; /* if from user, start at top of */\
  95. lwz r11,THREAD_INFO-THREAD(r11); /* this thread's kernel stack */\
  96. addi r11,r11,THREAD_SIZE; \
  97. 1: subi r11,r11,INT_FRAME_SIZE; /* Allocate an exception frame */\
  98. stw r10,_CCR(r11); /* save various registers */\
  99. stw r12,GPR12(r11); \
  100. stw r9,GPR9(r11); \
  101. mflr r10; \
  102. stw r10,_LINK(r11); \
  103. mfspr r12,SPRN_DEAR; /* save DEAR and ESR in the frame */\
  104. stw r12,_DEAR(r11); /* since they may have had stuff */\
  105. mfspr r9,SPRN_ESR; /* in them at the point where the */\
  106. stw r9,_ESR(r11); /* exception was taken */\
  107. mfspr r12,exc_level_srr0; \
  108. stw r1,GPR1(r11); \
  109. mfspr r9,exc_level_srr1; \
  110. stw r1,0(r11); \
  111. mr r1,r11; \
  112. rlwinm r9,r9,0,14,12; /* clear MSR_WE (necessary?) */\
  113. stw r0,GPR0(r11); \
  114. SAVE_4GPRS(3, r11); \
  115. SAVE_2GPRS(7, r11)
  116. #define CRITICAL_EXCEPTION_PROLOG \
  117. EXC_LEVEL_EXCEPTION_PROLOG(CRIT, SPRN_CSRR0, SPRN_CSRR1)
  118. #define MCHECK_EXCEPTION_PROLOG \
  119. EXC_LEVEL_EXCEPTION_PROLOG(MCHECK, SPRN_MCSRR0, SPRN_MCSRR1)
  120. /*
  121. * Exception vectors.
  122. */
  123. #define START_EXCEPTION(label) \
  124. .align 5; \
  125. label:
  126. #define FINISH_EXCEPTION(func) \
  127. bl transfer_to_handler_full; \
  128. .long func; \
  129. .long ret_from_except_full
  130. #define EXCEPTION(n, label, hdlr, xfer) \
  131. START_EXCEPTION(label); \
  132. NORMAL_EXCEPTION_PROLOG; \
  133. addi r3,r1,STACK_FRAME_OVERHEAD; \
  134. xfer(n, hdlr)
  135. #define CRITICAL_EXCEPTION(n, label, hdlr) \
  136. START_EXCEPTION(label); \
  137. CRITICAL_EXCEPTION_PROLOG; \
  138. addi r3,r1,STACK_FRAME_OVERHEAD; \
  139. EXC_XFER_TEMPLATE(hdlr, n+2, (MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE)), \
  140. NOCOPY, crit_transfer_to_handler, \
  141. ret_from_crit_exc)
  142. #define MCHECK_EXCEPTION(n, label, hdlr) \
  143. START_EXCEPTION(label); \
  144. MCHECK_EXCEPTION_PROLOG; \
  145. mfspr r5,SPRN_ESR; \
  146. stw r5,_ESR(r11); \
  147. addi r3,r1,STACK_FRAME_OVERHEAD; \
  148. EXC_XFER_TEMPLATE(hdlr, n+2, (MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE)), \
  149. NOCOPY, mcheck_transfer_to_handler, \
  150. ret_from_mcheck_exc)
  151. #define EXC_XFER_TEMPLATE(hdlr, trap, msr, copyee, tfer, ret) \
  152. li r10,trap; \
  153. stw r10,TRAP(r11); \
  154. lis r10,msr@h; \
  155. ori r10,r10,msr@l; \
  156. copyee(r10, r9); \
  157. bl tfer; \
  158. .long hdlr; \
  159. .long ret
  160. #define COPY_EE(d, s) rlwimi d,s,0,16,16
  161. #define NOCOPY(d, s)
  162. #define EXC_XFER_STD(n, hdlr) \
  163. EXC_XFER_TEMPLATE(hdlr, n, MSR_KERNEL, NOCOPY, transfer_to_handler_full, \
  164. ret_from_except_full)
  165. #define EXC_XFER_LITE(n, hdlr) \
  166. EXC_XFER_TEMPLATE(hdlr, n+1, MSR_KERNEL, NOCOPY, transfer_to_handler, \
  167. ret_from_except)
  168. #define EXC_XFER_EE(n, hdlr) \
  169. EXC_XFER_TEMPLATE(hdlr, n, MSR_KERNEL, COPY_EE, transfer_to_handler_full, \
  170. ret_from_except_full)
  171. #define EXC_XFER_EE_LITE(n, hdlr) \
  172. EXC_XFER_TEMPLATE(hdlr, n+1, MSR_KERNEL, COPY_EE, transfer_to_handler, \
  173. ret_from_except)
  174. /* Check for a single step debug exception while in an exception
  175. * handler before state has been saved. This is to catch the case
  176. * where an instruction that we are trying to single step causes
  177. * an exception (eg ITLB/DTLB miss) and thus the first instruction of
  178. * the exception handler generates a single step debug exception.
  179. *
  180. * If we get a debug trap on the first instruction of an exception handler,
  181. * we reset the MSR_DE in the _exception handler's_ MSR (the debug trap is
  182. * a critical exception, so we are using SPRN_CSRR1 to manipulate the MSR).
  183. * The exception handler was handling a non-critical interrupt, so it will
  184. * save (and later restore) the MSR via SPRN_CSRR1, which will still have
  185. * the MSR_DE bit set.
  186. */
  187. #define DEBUG_EXCEPTION \
  188. START_EXCEPTION(Debug); \
  189. CRITICAL_EXCEPTION_PROLOG; \
  190. \
  191. /* \
  192. * If there is a single step or branch-taken exception in an \
  193. * exception entry sequence, it was probably meant to apply to \
  194. * the code where the exception occurred (since exception entry \
  195. * doesn't turn off DE automatically). We simulate the effect \
  196. * of turning off DE on entry to an exception handler by turning \
  197. * off DE in the CSRR1 value and clearing the debug status. \
  198. */ \
  199. mfspr r10,SPRN_DBSR; /* check single-step/branch taken */ \
  200. andis. r10,r10,DBSR_IC@h; \
  201. beq+ 2f; \
  202. \
  203. lis r10,KERNELBASE@h; /* check if exception in vectors */ \
  204. ori r10,r10,KERNELBASE@l; \
  205. cmplw r12,r10; \
  206. blt+ 2f; /* addr below exception vectors */ \
  207. \
  208. lis r10,Debug@h; \
  209. ori r10,r10,Debug@l; \
  210. cmplw r12,r10; \
  211. bgt+ 2f; /* addr above exception vectors */ \
  212. \
  213. /* here it looks like we got an inappropriate debug exception. */ \
  214. 1: rlwinm r9,r9,0,~MSR_DE; /* clear DE in the CSRR1 value */ \
  215. lis r10,DBSR_IC@h; /* clear the IC event */ \
  216. mtspr SPRN_DBSR,r10; \
  217. /* restore state and get out */ \
  218. lwz r10,_CCR(r11); \
  219. lwz r0,GPR0(r11); \
  220. lwz r1,GPR1(r11); \
  221. mtcrf 0x80,r10; \
  222. mtspr SPRN_CSRR0,r12; \
  223. mtspr SPRN_CSRR1,r9; \
  224. lwz r9,GPR9(r11); \
  225. lwz r12,GPR12(r11); \
  226. mtspr CRIT_SPRG,r8; \
  227. BOOKE_LOAD_EXC_LEVEL_STACK(CRIT); /* r8 points to the debug stack */ \
  228. lwz r10,GPR10-INT_FRAME_SIZE(r8); \
  229. lwz r11,GPR11-INT_FRAME_SIZE(r8); \
  230. mfspr r8,CRIT_SPRG; \
  231. \
  232. rfci; \
  233. b .; \
  234. \
  235. /* continue normal handling for a critical exception... */ \
  236. 2: mfspr r4,SPRN_DBSR; \
  237. addi r3,r1,STACK_FRAME_OVERHEAD; \
  238. EXC_XFER_TEMPLATE(DebugException, 0x2002, (MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE)), NOCOPY, crit_transfer_to_handler, ret_from_crit_exc)
  239. #define INSTRUCTION_STORAGE_EXCEPTION \
  240. START_EXCEPTION(InstructionStorage) \
  241. NORMAL_EXCEPTION_PROLOG; \
  242. mfspr r5,SPRN_ESR; /* Grab the ESR and save it */ \
  243. stw r5,_ESR(r11); \
  244. mr r4,r12; /* Pass SRR0 as arg2 */ \
  245. li r5,0; /* Pass zero as arg3 */ \
  246. EXC_XFER_EE_LITE(0x0400, handle_page_fault)
  247. #define ALIGNMENT_EXCEPTION \
  248. START_EXCEPTION(Alignment) \
  249. NORMAL_EXCEPTION_PROLOG; \
  250. mfspr r4,SPRN_DEAR; /* Grab the DEAR and save it */ \
  251. stw r4,_DEAR(r11); \
  252. addi r3,r1,STACK_FRAME_OVERHEAD; \
  253. EXC_XFER_EE(0x0600, AlignmentException)
  254. #define PROGRAM_EXCEPTION \
  255. START_EXCEPTION(Program) \
  256. NORMAL_EXCEPTION_PROLOG; \
  257. mfspr r4,SPRN_ESR; /* Grab the ESR and save it */ \
  258. stw r4,_ESR(r11); \
  259. addi r3,r1,STACK_FRAME_OVERHEAD; \
  260. EXC_XFER_STD(0x0700, ProgramCheckException)
  261. #define DECREMENTER_EXCEPTION \
  262. START_EXCEPTION(Decrementer) \
  263. NORMAL_EXCEPTION_PROLOG; \
  264. lis r0,TSR_DIS@h; /* Setup the DEC interrupt mask */ \
  265. mtspr SPRN_TSR,r0; /* Clear the DEC interrupt */ \
  266. addi r3,r1,STACK_FRAME_OVERHEAD; \
  267. EXC_XFER_LITE(0x0900, timer_interrupt)
  268. #define FP_UNAVAILABLE_EXCEPTION \
  269. START_EXCEPTION(FloatingPointUnavailable) \
  270. NORMAL_EXCEPTION_PROLOG; \
  271. bne load_up_fpu; /* if from user, just load it up */ \
  272. addi r3,r1,STACK_FRAME_OVERHEAD; \
  273. EXC_XFER_EE_LITE(0x800, KernelFP)
  274. #endif /* __HEAD_BOOKE_H__ */