xhci-pci.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366
  1. /*
  2. * xHCI host controller driver PCI Bus Glue.
  3. *
  4. * Copyright (C) 2008 Intel Corp.
  5. *
  6. * Author: Sarah Sharp
  7. * Some code borrowed from the Linux EHCI driver.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  16. * for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/pci.h>
  23. #include <linux/slab.h>
  24. #include "xhci.h"
  25. /* Device for a quirk */
  26. #define PCI_VENDOR_ID_FRESCO_LOGIC 0x1b73
  27. #define PCI_DEVICE_ID_FRESCO_LOGIC_PDK 0x1000
  28. static const char hcd_name[] = "xhci_hcd";
  29. /* called after powerup, by probe or system-pm "wakeup" */
  30. static int xhci_pci_reinit(struct xhci_hcd *xhci, struct pci_dev *pdev)
  31. {
  32. /*
  33. * TODO: Implement finding debug ports later.
  34. * TODO: see if there are any quirks that need to be added to handle
  35. * new extended capabilities.
  36. */
  37. /* PCI Memory-Write-Invalidate cycle support is optional (uncommon) */
  38. if (!pci_set_mwi(pdev))
  39. xhci_dbg(xhci, "MWI active\n");
  40. xhci_dbg(xhci, "Finished xhci_pci_reinit\n");
  41. return 0;
  42. }
  43. /* called during probe() after chip reset completes */
  44. static int xhci_pci_setup(struct usb_hcd *hcd)
  45. {
  46. struct xhci_hcd *xhci;
  47. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  48. int retval;
  49. u32 temp;
  50. hcd->self.sg_tablesize = TRBS_PER_SEGMENT - 2;
  51. if (usb_hcd_is_primary_hcd(hcd)) {
  52. xhci = kzalloc(sizeof(struct xhci_hcd), GFP_KERNEL);
  53. if (!xhci)
  54. return -ENOMEM;
  55. *((struct xhci_hcd **) hcd->hcd_priv) = xhci;
  56. xhci->main_hcd = hcd;
  57. /* Mark the first roothub as being USB 2.0.
  58. * The xHCI driver will register the USB 3.0 roothub.
  59. */
  60. hcd->speed = HCD_USB2;
  61. hcd->self.root_hub->speed = USB_SPEED_HIGH;
  62. /*
  63. * USB 2.0 roothub under xHCI has an integrated TT,
  64. * (rate matching hub) as opposed to having an OHCI/UHCI
  65. * companion controller.
  66. */
  67. hcd->has_tt = 1;
  68. } else {
  69. /* xHCI private pointer was set in xhci_pci_probe for the second
  70. * registered roothub.
  71. */
  72. xhci = hcd_to_xhci(hcd);
  73. temp = xhci_readl(xhci, &xhci->cap_regs->hcc_params);
  74. if (HCC_64BIT_ADDR(temp)) {
  75. xhci_dbg(xhci, "Enabling 64-bit DMA addresses.\n");
  76. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(64));
  77. } else {
  78. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(32));
  79. }
  80. return 0;
  81. }
  82. xhci->cap_regs = hcd->regs;
  83. xhci->op_regs = hcd->regs +
  84. HC_LENGTH(xhci_readl(xhci, &xhci->cap_regs->hc_capbase));
  85. xhci->run_regs = hcd->regs +
  86. (xhci_readl(xhci, &xhci->cap_regs->run_regs_off) & RTSOFF_MASK);
  87. /* Cache read-only capability registers */
  88. xhci->hcs_params1 = xhci_readl(xhci, &xhci->cap_regs->hcs_params1);
  89. xhci->hcs_params2 = xhci_readl(xhci, &xhci->cap_regs->hcs_params2);
  90. xhci->hcs_params3 = xhci_readl(xhci, &xhci->cap_regs->hcs_params3);
  91. xhci->hcc_params = xhci_readl(xhci, &xhci->cap_regs->hc_capbase);
  92. xhci->hci_version = HC_VERSION(xhci->hcc_params);
  93. xhci->hcc_params = xhci_readl(xhci, &xhci->cap_regs->hcc_params);
  94. xhci_print_registers(xhci);
  95. /* Look for vendor-specific quirks */
  96. if (pdev->vendor == PCI_VENDOR_ID_FRESCO_LOGIC &&
  97. pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK &&
  98. pdev->revision == 0x0) {
  99. xhci->quirks |= XHCI_RESET_EP_QUIRK;
  100. xhci_dbg(xhci, "QUIRK: Fresco Logic xHC needs configure"
  101. " endpoint cmd after reset endpoint\n");
  102. }
  103. if (pdev->vendor == PCI_VENDOR_ID_NEC)
  104. xhci->quirks |= XHCI_NEC_HOST;
  105. /* AMD PLL quirk */
  106. if (pdev->vendor == PCI_VENDOR_ID_AMD && usb_amd_find_chipset_info())
  107. xhci->quirks |= XHCI_AMD_PLL_FIX;
  108. if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
  109. pdev->device == PCI_DEVICE_ID_INTEL_PANTHERPOINT_XHCI) {
  110. xhci->quirks |= XHCI_SPURIOUS_SUCCESS;
  111. }
  112. /* Make sure the HC is halted. */
  113. retval = xhci_halt(xhci);
  114. if (retval)
  115. goto error;
  116. xhci_dbg(xhci, "Resetting HCD\n");
  117. /* Reset the internal HC memory state and registers. */
  118. retval = xhci_reset(xhci);
  119. if (retval)
  120. goto error;
  121. xhci_dbg(xhci, "Reset complete\n");
  122. temp = xhci_readl(xhci, &xhci->cap_regs->hcc_params);
  123. if (HCC_64BIT_ADDR(temp)) {
  124. xhci_dbg(xhci, "Enabling 64-bit DMA addresses.\n");
  125. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(64));
  126. } else {
  127. dma_set_mask(hcd->self.controller, DMA_BIT_MASK(32));
  128. }
  129. xhci_dbg(xhci, "Calling HCD init\n");
  130. /* Initialize HCD and host controller data structures. */
  131. retval = xhci_init(hcd);
  132. if (retval)
  133. goto error;
  134. xhci_dbg(xhci, "Called HCD init\n");
  135. pci_read_config_byte(pdev, XHCI_SBRN_OFFSET, &xhci->sbrn);
  136. xhci_dbg(xhci, "Got SBRN %u\n", (unsigned int) xhci->sbrn);
  137. /* Find any debug ports */
  138. retval = xhci_pci_reinit(xhci, pdev);
  139. if (!retval)
  140. return retval;
  141. error:
  142. kfree(xhci);
  143. return retval;
  144. }
  145. /*
  146. * We need to register our own PCI probe function (instead of the USB core's
  147. * function) in order to create a second roothub under xHCI.
  148. */
  149. static int xhci_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)
  150. {
  151. int retval;
  152. struct xhci_hcd *xhci;
  153. struct hc_driver *driver;
  154. struct usb_hcd *hcd;
  155. driver = (struct hc_driver *)id->driver_data;
  156. /* Register the USB 2.0 roothub.
  157. * FIXME: USB core must know to register the USB 2.0 roothub first.
  158. * This is sort of silly, because we could just set the HCD driver flags
  159. * to say USB 2.0, but I'm not sure what the implications would be in
  160. * the other parts of the HCD code.
  161. */
  162. retval = usb_hcd_pci_probe(dev, id);
  163. if (retval)
  164. return retval;
  165. /* USB 2.0 roothub is stored in the PCI device now. */
  166. hcd = dev_get_drvdata(&dev->dev);
  167. xhci = hcd_to_xhci(hcd);
  168. xhci->shared_hcd = usb_create_shared_hcd(driver, &dev->dev,
  169. pci_name(dev), hcd);
  170. if (!xhci->shared_hcd) {
  171. retval = -ENOMEM;
  172. goto dealloc_usb2_hcd;
  173. }
  174. /* Set the xHCI pointer before xhci_pci_setup() (aka hcd_driver.reset)
  175. * is called by usb_add_hcd().
  176. */
  177. *((struct xhci_hcd **) xhci->shared_hcd->hcd_priv) = xhci;
  178. retval = usb_add_hcd(xhci->shared_hcd, dev->irq,
  179. IRQF_DISABLED | IRQF_SHARED);
  180. if (retval)
  181. goto put_usb3_hcd;
  182. /* Roothub already marked as USB 3.0 speed */
  183. return 0;
  184. put_usb3_hcd:
  185. usb_put_hcd(xhci->shared_hcd);
  186. dealloc_usb2_hcd:
  187. usb_hcd_pci_remove(dev);
  188. return retval;
  189. }
  190. static void xhci_pci_remove(struct pci_dev *dev)
  191. {
  192. struct xhci_hcd *xhci;
  193. xhci = hcd_to_xhci(pci_get_drvdata(dev));
  194. if (xhci->shared_hcd) {
  195. usb_remove_hcd(xhci->shared_hcd);
  196. usb_put_hcd(xhci->shared_hcd);
  197. }
  198. usb_hcd_pci_remove(dev);
  199. kfree(xhci);
  200. }
  201. #ifdef CONFIG_PM
  202. static int xhci_pci_suspend(struct usb_hcd *hcd, bool do_wakeup)
  203. {
  204. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  205. int retval = 0;
  206. if (hcd->state != HC_STATE_SUSPENDED ||
  207. xhci->shared_hcd->state != HC_STATE_SUSPENDED)
  208. return -EINVAL;
  209. retval = xhci_suspend(xhci);
  210. return retval;
  211. }
  212. static int xhci_pci_resume(struct usb_hcd *hcd, bool hibernated)
  213. {
  214. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  215. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  216. int retval = 0;
  217. /* The BIOS on systems with the Intel Panther Point chipset may or may
  218. * not support xHCI natively. That means that during system resume, it
  219. * may switch the ports back to EHCI so that users can use their
  220. * keyboard to select a kernel from GRUB after resume from hibernate.
  221. *
  222. * The BIOS is supposed to remember whether the OS had xHCI ports
  223. * enabled before resume, and switch the ports back to xHCI when the
  224. * BIOS/OS semaphore is written, but we all know we can't trust BIOS
  225. * writers.
  226. *
  227. * Unconditionally switch the ports back to xHCI after a system resume.
  228. * We can't tell whether the EHCI or xHCI controller will be resumed
  229. * first, so we have to do the port switchover in both drivers. Writing
  230. * a '1' to the port switchover registers should have no effect if the
  231. * port was already switched over.
  232. */
  233. if (usb_is_intel_switchable_xhci(pdev))
  234. usb_enable_xhci_ports(pdev);
  235. retval = xhci_resume(xhci, hibernated);
  236. return retval;
  237. }
  238. #endif /* CONFIG_PM */
  239. static const struct hc_driver xhci_pci_hc_driver = {
  240. .description = hcd_name,
  241. .product_desc = "xHCI Host Controller",
  242. .hcd_priv_size = sizeof(struct xhci_hcd *),
  243. /*
  244. * generic hardware linkage
  245. */
  246. .irq = xhci_irq,
  247. .flags = HCD_MEMORY | HCD_USB3 | HCD_SHARED,
  248. /*
  249. * basic lifecycle operations
  250. */
  251. .reset = xhci_pci_setup,
  252. .start = xhci_run,
  253. #ifdef CONFIG_PM
  254. .pci_suspend = xhci_pci_suspend,
  255. .pci_resume = xhci_pci_resume,
  256. #endif
  257. .stop = xhci_stop,
  258. .shutdown = xhci_shutdown,
  259. /*
  260. * managing i/o requests and associated device resources
  261. */
  262. .urb_enqueue = xhci_urb_enqueue,
  263. .urb_dequeue = xhci_urb_dequeue,
  264. .alloc_dev = xhci_alloc_dev,
  265. .free_dev = xhci_free_dev,
  266. .alloc_streams = xhci_alloc_streams,
  267. .free_streams = xhci_free_streams,
  268. .add_endpoint = xhci_add_endpoint,
  269. .drop_endpoint = xhci_drop_endpoint,
  270. .endpoint_reset = xhci_endpoint_reset,
  271. .check_bandwidth = xhci_check_bandwidth,
  272. .reset_bandwidth = xhci_reset_bandwidth,
  273. .address_device = xhci_address_device,
  274. .update_hub_device = xhci_update_hub_device,
  275. .reset_device = xhci_discover_or_reset_device,
  276. /*
  277. * scheduling support
  278. */
  279. .get_frame_number = xhci_get_frame,
  280. /* Root hub support */
  281. .hub_control = xhci_hub_control,
  282. .hub_status_data = xhci_hub_status_data,
  283. .bus_suspend = xhci_bus_suspend,
  284. .bus_resume = xhci_bus_resume,
  285. };
  286. /*-------------------------------------------------------------------------*/
  287. /* PCI driver selection metadata; PCI hotplugging uses this */
  288. static const struct pci_device_id pci_ids[] = { {
  289. /* handle any USB 3.0 xHCI controller */
  290. PCI_DEVICE_CLASS(PCI_CLASS_SERIAL_USB_XHCI, ~0),
  291. .driver_data = (unsigned long) &xhci_pci_hc_driver,
  292. },
  293. { /* end: all zeroes */ }
  294. };
  295. MODULE_DEVICE_TABLE(pci, pci_ids);
  296. /* pci driver glue; this is a "new style" PCI driver module */
  297. static struct pci_driver xhci_pci_driver = {
  298. .name = (char *) hcd_name,
  299. .id_table = pci_ids,
  300. .probe = xhci_pci_probe,
  301. .remove = xhci_pci_remove,
  302. /* suspend and resume implemented later */
  303. .shutdown = usb_hcd_pci_shutdown,
  304. #ifdef CONFIG_PM_SLEEP
  305. .driver = {
  306. .pm = &usb_hcd_pci_pm_ops
  307. },
  308. #endif
  309. };
  310. int xhci_register_pci(void)
  311. {
  312. return pci_register_driver(&xhci_pci_driver);
  313. }
  314. void xhci_unregister_pci(void)
  315. {
  316. pci_unregister_driver(&xhci_pci_driver);
  317. }