irq.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. *
  16. * This file contains the code used by various IRQ handling routines:
  17. * asking for different IRQ's should be done through these routines
  18. * instead of just grabbing them. Thus setups with different IRQ numbers
  19. * shouldn't result in any weird surprises, and installing new handlers
  20. * should be easier.
  21. *
  22. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  23. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  24. * mask register (of which only 16 are defined), hence the weird shifting
  25. * and complement of the cached_irq_mask. I want to be able to stuff
  26. * this right into the SIU SMASK register.
  27. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  28. * to reduce code space and undefined function references.
  29. */
  30. #undef DEBUG
  31. #include <linux/export.h>
  32. #include <linux/threads.h>
  33. #include <linux/kernel_stat.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/timex.h>
  40. #include <linux/init.h>
  41. #include <linux/slab.h>
  42. #include <linux/delay.h>
  43. #include <linux/irq.h>
  44. #include <linux/seq_file.h>
  45. #include <linux/cpumask.h>
  46. #include <linux/profile.h>
  47. #include <linux/bitops.h>
  48. #include <linux/list.h>
  49. #include <linux/radix-tree.h>
  50. #include <linux/mutex.h>
  51. #include <linux/bootmem.h>
  52. #include <linux/pci.h>
  53. #include <linux/debugfs.h>
  54. #include <linux/of.h>
  55. #include <linux/of_irq.h>
  56. #include <asm/uaccess.h>
  57. #include <asm/system.h>
  58. #include <asm/io.h>
  59. #include <asm/pgtable.h>
  60. #include <asm/irq.h>
  61. #include <asm/cache.h>
  62. #include <asm/prom.h>
  63. #include <asm/ptrace.h>
  64. #include <asm/machdep.h>
  65. #include <asm/udbg.h>
  66. #include <asm/smp.h>
  67. #ifdef CONFIG_PPC64
  68. #include <asm/paca.h>
  69. #include <asm/firmware.h>
  70. #include <asm/lv1call.h>
  71. #endif
  72. #define CREATE_TRACE_POINTS
  73. #include <asm/trace.h>
  74. DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);
  75. EXPORT_PER_CPU_SYMBOL(irq_stat);
  76. int __irq_offset_value;
  77. #ifdef CONFIG_PPC32
  78. EXPORT_SYMBOL(__irq_offset_value);
  79. atomic_t ppc_n_lost_interrupts;
  80. #ifdef CONFIG_TAU_INT
  81. extern int tau_initialized;
  82. extern int tau_interrupts(int);
  83. #endif
  84. #endif /* CONFIG_PPC32 */
  85. #ifdef CONFIG_PPC64
  86. int distribute_irqs = 1;
  87. static inline notrace unsigned long get_hard_enabled(void)
  88. {
  89. unsigned long enabled;
  90. __asm__ __volatile__("lbz %0,%1(13)"
  91. : "=r" (enabled) : "i" (offsetof(struct paca_struct, hard_enabled)));
  92. return enabled;
  93. }
  94. static inline notrace void set_soft_enabled(unsigned long enable)
  95. {
  96. __asm__ __volatile__("stb %0,%1(13)"
  97. : : "r" (enable), "i" (offsetof(struct paca_struct, soft_enabled)));
  98. }
  99. static inline notrace void decrementer_check_overflow(void)
  100. {
  101. u64 now = get_tb_or_rtc();
  102. u64 *next_tb;
  103. preempt_disable();
  104. next_tb = &__get_cpu_var(decrementers_next_tb);
  105. if (now >= *next_tb)
  106. set_dec(1);
  107. preempt_enable();
  108. }
  109. notrace void arch_local_irq_restore(unsigned long en)
  110. {
  111. /*
  112. * get_paca()->soft_enabled = en;
  113. * Is it ever valid to use local_irq_restore(0) when soft_enabled is 1?
  114. * That was allowed before, and in such a case we do need to take care
  115. * that gcc will set soft_enabled directly via r13, not choose to use
  116. * an intermediate register, lest we're preempted to a different cpu.
  117. */
  118. set_soft_enabled(en);
  119. if (!en)
  120. return;
  121. #ifdef CONFIG_PPC_STD_MMU_64
  122. if (firmware_has_feature(FW_FEATURE_ISERIES)) {
  123. /*
  124. * Do we need to disable preemption here? Not really: in the
  125. * unlikely event that we're preempted to a different cpu in
  126. * between getting r13, loading its lppaca_ptr, and loading
  127. * its any_int, we might call iseries_handle_interrupts without
  128. * an interrupt pending on the new cpu, but that's no disaster,
  129. * is it? And the business of preempting us off the old cpu
  130. * would itself involve a local_irq_restore which handles the
  131. * interrupt to that cpu.
  132. *
  133. * But use "local_paca->lppaca_ptr" instead of "get_lppaca()"
  134. * to avoid any preemption checking added into get_paca().
  135. */
  136. if (local_paca->lppaca_ptr->int_dword.any_int)
  137. iseries_handle_interrupts();
  138. }
  139. #endif /* CONFIG_PPC_STD_MMU_64 */
  140. /*
  141. * if (get_paca()->hard_enabled) return;
  142. * But again we need to take care that gcc gets hard_enabled directly
  143. * via r13, not choose to use an intermediate register, lest we're
  144. * preempted to a different cpu in between the two instructions.
  145. */
  146. if (get_hard_enabled())
  147. return;
  148. /*
  149. * Need to hard-enable interrupts here. Since currently disabled,
  150. * no need to take further asm precautions against preemption; but
  151. * use local_paca instead of get_paca() to avoid preemption checking.
  152. */
  153. local_paca->hard_enabled = en;
  154. /*
  155. * Trigger the decrementer if we have a pending event. Some processors
  156. * only trigger on edge transitions of the sign bit. We might also
  157. * have disabled interrupts long enough that the decrementer wrapped
  158. * to positive.
  159. */
  160. decrementer_check_overflow();
  161. /*
  162. * Force the delivery of pending soft-disabled interrupts on PS3.
  163. * Any HV call will have this side effect.
  164. */
  165. if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
  166. u64 tmp, tmp2;
  167. lv1_get_version_info(&tmp, &tmp2);
  168. }
  169. __hard_irq_enable();
  170. }
  171. EXPORT_SYMBOL(arch_local_irq_restore);
  172. #endif /* CONFIG_PPC64 */
  173. int arch_show_interrupts(struct seq_file *p, int prec)
  174. {
  175. int j;
  176. #if defined(CONFIG_PPC32) && defined(CONFIG_TAU_INT)
  177. if (tau_initialized) {
  178. seq_printf(p, "%*s: ", prec, "TAU");
  179. for_each_online_cpu(j)
  180. seq_printf(p, "%10u ", tau_interrupts(j));
  181. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  182. }
  183. #endif /* CONFIG_PPC32 && CONFIG_TAU_INT */
  184. seq_printf(p, "%*s: ", prec, "LOC");
  185. for_each_online_cpu(j)
  186. seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs);
  187. seq_printf(p, " Local timer interrupts\n");
  188. seq_printf(p, "%*s: ", prec, "SPU");
  189. for_each_online_cpu(j)
  190. seq_printf(p, "%10u ", per_cpu(irq_stat, j).spurious_irqs);
  191. seq_printf(p, " Spurious interrupts\n");
  192. seq_printf(p, "%*s: ", prec, "CNT");
  193. for_each_online_cpu(j)
  194. seq_printf(p, "%10u ", per_cpu(irq_stat, j).pmu_irqs);
  195. seq_printf(p, " Performance monitoring interrupts\n");
  196. seq_printf(p, "%*s: ", prec, "MCE");
  197. for_each_online_cpu(j)
  198. seq_printf(p, "%10u ", per_cpu(irq_stat, j).mce_exceptions);
  199. seq_printf(p, " Machine check exceptions\n");
  200. return 0;
  201. }
  202. /*
  203. * /proc/stat helpers
  204. */
  205. u64 arch_irq_stat_cpu(unsigned int cpu)
  206. {
  207. u64 sum = per_cpu(irq_stat, cpu).timer_irqs;
  208. sum += per_cpu(irq_stat, cpu).pmu_irqs;
  209. sum += per_cpu(irq_stat, cpu).mce_exceptions;
  210. sum += per_cpu(irq_stat, cpu).spurious_irqs;
  211. return sum;
  212. }
  213. #ifdef CONFIG_HOTPLUG_CPU
  214. void migrate_irqs(void)
  215. {
  216. struct irq_desc *desc;
  217. unsigned int irq;
  218. static int warned;
  219. cpumask_var_t mask;
  220. const struct cpumask *map = cpu_online_mask;
  221. alloc_cpumask_var(&mask, GFP_KERNEL);
  222. for_each_irq(irq) {
  223. struct irq_data *data;
  224. struct irq_chip *chip;
  225. desc = irq_to_desc(irq);
  226. if (!desc)
  227. continue;
  228. data = irq_desc_get_irq_data(desc);
  229. if (irqd_is_per_cpu(data))
  230. continue;
  231. chip = irq_data_get_irq_chip(data);
  232. cpumask_and(mask, data->affinity, map);
  233. if (cpumask_any(mask) >= nr_cpu_ids) {
  234. printk("Breaking affinity for irq %i\n", irq);
  235. cpumask_copy(mask, map);
  236. }
  237. if (chip->irq_set_affinity)
  238. chip->irq_set_affinity(data, mask, true);
  239. else if (desc->action && !(warned++))
  240. printk("Cannot set affinity for irq %i\n", irq);
  241. }
  242. free_cpumask_var(mask);
  243. local_irq_enable();
  244. mdelay(1);
  245. local_irq_disable();
  246. }
  247. #endif
  248. static inline void handle_one_irq(unsigned int irq)
  249. {
  250. struct thread_info *curtp, *irqtp;
  251. unsigned long saved_sp_limit;
  252. struct irq_desc *desc;
  253. desc = irq_to_desc(irq);
  254. if (!desc)
  255. return;
  256. /* Switch to the irq stack to handle this */
  257. curtp = current_thread_info();
  258. irqtp = hardirq_ctx[smp_processor_id()];
  259. if (curtp == irqtp) {
  260. /* We're already on the irq stack, just handle it */
  261. desc->handle_irq(irq, desc);
  262. return;
  263. }
  264. saved_sp_limit = current->thread.ksp_limit;
  265. irqtp->task = curtp->task;
  266. irqtp->flags = 0;
  267. /* Copy the softirq bits in preempt_count so that the
  268. * softirq checks work in the hardirq context. */
  269. irqtp->preempt_count = (irqtp->preempt_count & ~SOFTIRQ_MASK) |
  270. (curtp->preempt_count & SOFTIRQ_MASK);
  271. current->thread.ksp_limit = (unsigned long)irqtp +
  272. _ALIGN_UP(sizeof(struct thread_info), 16);
  273. call_handle_irq(irq, desc, irqtp, desc->handle_irq);
  274. current->thread.ksp_limit = saved_sp_limit;
  275. irqtp->task = NULL;
  276. /* Set any flag that may have been set on the
  277. * alternate stack
  278. */
  279. if (irqtp->flags)
  280. set_bits(irqtp->flags, &curtp->flags);
  281. }
  282. static inline void check_stack_overflow(void)
  283. {
  284. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  285. long sp;
  286. sp = __get_SP() & (THREAD_SIZE-1);
  287. /* check for stack overflow: is there less than 2KB free? */
  288. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  289. printk("do_IRQ: stack overflow: %ld\n",
  290. sp - sizeof(struct thread_info));
  291. dump_stack();
  292. }
  293. #endif
  294. }
  295. void do_IRQ(struct pt_regs *regs)
  296. {
  297. struct pt_regs *old_regs = set_irq_regs(regs);
  298. unsigned int irq;
  299. trace_irq_entry(regs);
  300. irq_enter();
  301. check_stack_overflow();
  302. irq = ppc_md.get_irq();
  303. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE)
  304. handle_one_irq(irq);
  305. else if (irq != NO_IRQ_IGNORE)
  306. __get_cpu_var(irq_stat).spurious_irqs++;
  307. irq_exit();
  308. set_irq_regs(old_regs);
  309. #ifdef CONFIG_PPC_ISERIES
  310. if (firmware_has_feature(FW_FEATURE_ISERIES) &&
  311. get_lppaca()->int_dword.fields.decr_int) {
  312. get_lppaca()->int_dword.fields.decr_int = 0;
  313. /* Signal a fake decrementer interrupt */
  314. timer_interrupt(regs);
  315. }
  316. #endif
  317. trace_irq_exit(regs);
  318. }
  319. void __init init_IRQ(void)
  320. {
  321. if (ppc_md.init_IRQ)
  322. ppc_md.init_IRQ();
  323. exc_lvl_ctx_init();
  324. irq_ctx_init();
  325. }
  326. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  327. struct thread_info *critirq_ctx[NR_CPUS] __read_mostly;
  328. struct thread_info *dbgirq_ctx[NR_CPUS] __read_mostly;
  329. struct thread_info *mcheckirq_ctx[NR_CPUS] __read_mostly;
  330. void exc_lvl_ctx_init(void)
  331. {
  332. struct thread_info *tp;
  333. int i, cpu_nr;
  334. for_each_possible_cpu(i) {
  335. #ifdef CONFIG_PPC64
  336. cpu_nr = i;
  337. #else
  338. cpu_nr = get_hard_smp_processor_id(i);
  339. #endif
  340. memset((void *)critirq_ctx[cpu_nr], 0, THREAD_SIZE);
  341. tp = critirq_ctx[cpu_nr];
  342. tp->cpu = cpu_nr;
  343. tp->preempt_count = 0;
  344. #ifdef CONFIG_BOOKE
  345. memset((void *)dbgirq_ctx[cpu_nr], 0, THREAD_SIZE);
  346. tp = dbgirq_ctx[cpu_nr];
  347. tp->cpu = cpu_nr;
  348. tp->preempt_count = 0;
  349. memset((void *)mcheckirq_ctx[cpu_nr], 0, THREAD_SIZE);
  350. tp = mcheckirq_ctx[cpu_nr];
  351. tp->cpu = cpu_nr;
  352. tp->preempt_count = HARDIRQ_OFFSET;
  353. #endif
  354. }
  355. }
  356. #endif
  357. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  358. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  359. void irq_ctx_init(void)
  360. {
  361. struct thread_info *tp;
  362. int i;
  363. for_each_possible_cpu(i) {
  364. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  365. tp = softirq_ctx[i];
  366. tp->cpu = i;
  367. tp->preempt_count = 0;
  368. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  369. tp = hardirq_ctx[i];
  370. tp->cpu = i;
  371. tp->preempt_count = HARDIRQ_OFFSET;
  372. }
  373. }
  374. static inline void do_softirq_onstack(void)
  375. {
  376. struct thread_info *curtp, *irqtp;
  377. unsigned long saved_sp_limit = current->thread.ksp_limit;
  378. curtp = current_thread_info();
  379. irqtp = softirq_ctx[smp_processor_id()];
  380. irqtp->task = curtp->task;
  381. irqtp->flags = 0;
  382. current->thread.ksp_limit = (unsigned long)irqtp +
  383. _ALIGN_UP(sizeof(struct thread_info), 16);
  384. call_do_softirq(irqtp);
  385. current->thread.ksp_limit = saved_sp_limit;
  386. irqtp->task = NULL;
  387. /* Set any flag that may have been set on the
  388. * alternate stack
  389. */
  390. if (irqtp->flags)
  391. set_bits(irqtp->flags, &curtp->flags);
  392. }
  393. void do_softirq(void)
  394. {
  395. unsigned long flags;
  396. if (in_interrupt())
  397. return;
  398. local_irq_save(flags);
  399. if (local_softirq_pending())
  400. do_softirq_onstack();
  401. local_irq_restore(flags);
  402. }
  403. /*
  404. * IRQ controller and virtual interrupts
  405. */
  406. /* The main irq map itself is an array of NR_IRQ entries containing the
  407. * associate host and irq number. An entry with a host of NULL is free.
  408. * An entry can be allocated if it's free, the allocator always then sets
  409. * hwirq first to the host's invalid irq number and then fills ops.
  410. */
  411. struct irq_map_entry {
  412. irq_hw_number_t hwirq;
  413. struct irq_host *host;
  414. };
  415. static LIST_HEAD(irq_hosts);
  416. static DEFINE_RAW_SPINLOCK(irq_big_lock);
  417. static DEFINE_MUTEX(revmap_trees_mutex);
  418. static struct irq_map_entry irq_map[NR_IRQS];
  419. static unsigned int irq_virq_count = NR_IRQS;
  420. static struct irq_host *irq_default_host;
  421. irq_hw_number_t irqd_to_hwirq(struct irq_data *d)
  422. {
  423. return irq_map[d->irq].hwirq;
  424. }
  425. EXPORT_SYMBOL_GPL(irqd_to_hwirq);
  426. irq_hw_number_t virq_to_hw(unsigned int virq)
  427. {
  428. return irq_map[virq].hwirq;
  429. }
  430. EXPORT_SYMBOL_GPL(virq_to_hw);
  431. bool virq_is_host(unsigned int virq, struct irq_host *host)
  432. {
  433. return irq_map[virq].host == host;
  434. }
  435. EXPORT_SYMBOL_GPL(virq_is_host);
  436. static int default_irq_host_match(struct irq_host *h, struct device_node *np)
  437. {
  438. return h->of_node != NULL && h->of_node == np;
  439. }
  440. struct irq_host *irq_alloc_host(struct device_node *of_node,
  441. unsigned int revmap_type,
  442. unsigned int revmap_arg,
  443. struct irq_host_ops *ops,
  444. irq_hw_number_t inval_irq)
  445. {
  446. struct irq_host *host;
  447. unsigned int size = sizeof(struct irq_host);
  448. unsigned int i;
  449. unsigned int *rmap;
  450. unsigned long flags;
  451. /* Allocate structure and revmap table if using linear mapping */
  452. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  453. size += revmap_arg * sizeof(unsigned int);
  454. host = kzalloc(size, GFP_KERNEL);
  455. if (host == NULL)
  456. return NULL;
  457. /* Fill structure */
  458. host->revmap_type = revmap_type;
  459. host->inval_irq = inval_irq;
  460. host->ops = ops;
  461. host->of_node = of_node_get(of_node);
  462. if (host->ops->match == NULL)
  463. host->ops->match = default_irq_host_match;
  464. raw_spin_lock_irqsave(&irq_big_lock, flags);
  465. /* If it's a legacy controller, check for duplicates and
  466. * mark it as allocated (we use irq 0 host pointer for that
  467. */
  468. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  469. if (irq_map[0].host != NULL) {
  470. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  471. of_node_put(host->of_node);
  472. kfree(host);
  473. return NULL;
  474. }
  475. irq_map[0].host = host;
  476. }
  477. list_add(&host->link, &irq_hosts);
  478. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  479. /* Additional setups per revmap type */
  480. switch(revmap_type) {
  481. case IRQ_HOST_MAP_LEGACY:
  482. /* 0 is always the invalid number for legacy */
  483. host->inval_irq = 0;
  484. /* setup us as the host for all legacy interrupts */
  485. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  486. irq_map[i].hwirq = i;
  487. smp_wmb();
  488. irq_map[i].host = host;
  489. smp_wmb();
  490. /* Legacy flags are left to default at this point,
  491. * one can then use irq_create_mapping() to
  492. * explicitly change them
  493. */
  494. ops->map(host, i, i);
  495. /* Clear norequest flags */
  496. irq_clear_status_flags(i, IRQ_NOREQUEST);
  497. }
  498. break;
  499. case IRQ_HOST_MAP_LINEAR:
  500. rmap = (unsigned int *)(host + 1);
  501. for (i = 0; i < revmap_arg; i++)
  502. rmap[i] = NO_IRQ;
  503. host->revmap_data.linear.size = revmap_arg;
  504. smp_wmb();
  505. host->revmap_data.linear.revmap = rmap;
  506. break;
  507. case IRQ_HOST_MAP_TREE:
  508. INIT_RADIX_TREE(&host->revmap_data.tree, GFP_KERNEL);
  509. break;
  510. default:
  511. break;
  512. }
  513. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  514. return host;
  515. }
  516. struct irq_host *irq_find_host(struct device_node *node)
  517. {
  518. struct irq_host *h, *found = NULL;
  519. unsigned long flags;
  520. /* We might want to match the legacy controller last since
  521. * it might potentially be set to match all interrupts in
  522. * the absence of a device node. This isn't a problem so far
  523. * yet though...
  524. */
  525. raw_spin_lock_irqsave(&irq_big_lock, flags);
  526. list_for_each_entry(h, &irq_hosts, link)
  527. if (h->ops->match(h, node)) {
  528. found = h;
  529. break;
  530. }
  531. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  532. return found;
  533. }
  534. EXPORT_SYMBOL_GPL(irq_find_host);
  535. void irq_set_default_host(struct irq_host *host)
  536. {
  537. pr_debug("irq: Default host set to @0x%p\n", host);
  538. irq_default_host = host;
  539. }
  540. void irq_set_virq_count(unsigned int count)
  541. {
  542. pr_debug("irq: Trying to set virq count to %d\n", count);
  543. BUG_ON(count < NUM_ISA_INTERRUPTS);
  544. if (count < NR_IRQS)
  545. irq_virq_count = count;
  546. }
  547. static int irq_setup_virq(struct irq_host *host, unsigned int virq,
  548. irq_hw_number_t hwirq)
  549. {
  550. int res;
  551. res = irq_alloc_desc_at(virq, 0);
  552. if (res != virq) {
  553. pr_debug("irq: -> allocating desc failed\n");
  554. goto error;
  555. }
  556. /* map it */
  557. smp_wmb();
  558. irq_map[virq].hwirq = hwirq;
  559. smp_mb();
  560. if (host->ops->map(host, virq, hwirq)) {
  561. pr_debug("irq: -> mapping failed, freeing\n");
  562. goto errdesc;
  563. }
  564. irq_clear_status_flags(virq, IRQ_NOREQUEST);
  565. return 0;
  566. errdesc:
  567. irq_free_descs(virq, 1);
  568. error:
  569. irq_free_virt(virq, 1);
  570. return -1;
  571. }
  572. unsigned int irq_create_direct_mapping(struct irq_host *host)
  573. {
  574. unsigned int virq;
  575. if (host == NULL)
  576. host = irq_default_host;
  577. BUG_ON(host == NULL);
  578. WARN_ON(host->revmap_type != IRQ_HOST_MAP_NOMAP);
  579. virq = irq_alloc_virt(host, 1, 0);
  580. if (virq == NO_IRQ) {
  581. pr_debug("irq: create_direct virq allocation failed\n");
  582. return NO_IRQ;
  583. }
  584. pr_debug("irq: create_direct obtained virq %d\n", virq);
  585. if (irq_setup_virq(host, virq, virq))
  586. return NO_IRQ;
  587. return virq;
  588. }
  589. unsigned int irq_create_mapping(struct irq_host *host,
  590. irq_hw_number_t hwirq)
  591. {
  592. unsigned int virq, hint;
  593. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  594. /* Look for default host if nececssary */
  595. if (host == NULL)
  596. host = irq_default_host;
  597. if (host == NULL) {
  598. printk(KERN_WARNING "irq_create_mapping called for"
  599. " NULL host, hwirq=%lx\n", hwirq);
  600. WARN_ON(1);
  601. return NO_IRQ;
  602. }
  603. pr_debug("irq: -> using host @%p\n", host);
  604. /* Check if mapping already exists */
  605. virq = irq_find_mapping(host, hwirq);
  606. if (virq != NO_IRQ) {
  607. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  608. return virq;
  609. }
  610. /* Get a virtual interrupt number */
  611. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  612. /* Handle legacy */
  613. virq = (unsigned int)hwirq;
  614. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  615. return NO_IRQ;
  616. return virq;
  617. } else {
  618. /* Allocate a virtual interrupt number */
  619. hint = hwirq % irq_virq_count;
  620. virq = irq_alloc_virt(host, 1, hint);
  621. if (virq == NO_IRQ) {
  622. pr_debug("irq: -> virq allocation failed\n");
  623. return NO_IRQ;
  624. }
  625. }
  626. if (irq_setup_virq(host, virq, hwirq))
  627. return NO_IRQ;
  628. pr_debug("irq: irq %lu on host %s mapped to virtual irq %u\n",
  629. hwirq, host->of_node ? host->of_node->full_name : "null", virq);
  630. return virq;
  631. }
  632. EXPORT_SYMBOL_GPL(irq_create_mapping);
  633. unsigned int irq_create_of_mapping(struct device_node *controller,
  634. const u32 *intspec, unsigned int intsize)
  635. {
  636. struct irq_host *host;
  637. irq_hw_number_t hwirq;
  638. unsigned int type = IRQ_TYPE_NONE;
  639. unsigned int virq;
  640. if (controller == NULL)
  641. host = irq_default_host;
  642. else
  643. host = irq_find_host(controller);
  644. if (host == NULL) {
  645. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  646. controller->full_name);
  647. return NO_IRQ;
  648. }
  649. /* If host has no translation, then we assume interrupt line */
  650. if (host->ops->xlate == NULL)
  651. hwirq = intspec[0];
  652. else {
  653. if (host->ops->xlate(host, controller, intspec, intsize,
  654. &hwirq, &type))
  655. return NO_IRQ;
  656. }
  657. /* Create mapping */
  658. virq = irq_create_mapping(host, hwirq);
  659. if (virq == NO_IRQ)
  660. return virq;
  661. /* Set type if specified and different than the current one */
  662. if (type != IRQ_TYPE_NONE &&
  663. type != (irqd_get_trigger_type(irq_get_irq_data(virq))))
  664. irq_set_irq_type(virq, type);
  665. return virq;
  666. }
  667. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  668. void irq_dispose_mapping(unsigned int virq)
  669. {
  670. struct irq_host *host;
  671. irq_hw_number_t hwirq;
  672. if (virq == NO_IRQ)
  673. return;
  674. host = irq_map[virq].host;
  675. if (WARN_ON(host == NULL))
  676. return;
  677. /* Never unmap legacy interrupts */
  678. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  679. return;
  680. irq_set_status_flags(virq, IRQ_NOREQUEST);
  681. /* remove chip and handler */
  682. irq_set_chip_and_handler(virq, NULL, NULL);
  683. /* Make sure it's completed */
  684. synchronize_irq(virq);
  685. /* Tell the PIC about it */
  686. if (host->ops->unmap)
  687. host->ops->unmap(host, virq);
  688. smp_mb();
  689. /* Clear reverse map */
  690. hwirq = irq_map[virq].hwirq;
  691. switch(host->revmap_type) {
  692. case IRQ_HOST_MAP_LINEAR:
  693. if (hwirq < host->revmap_data.linear.size)
  694. host->revmap_data.linear.revmap[hwirq] = NO_IRQ;
  695. break;
  696. case IRQ_HOST_MAP_TREE:
  697. mutex_lock(&revmap_trees_mutex);
  698. radix_tree_delete(&host->revmap_data.tree, hwirq);
  699. mutex_unlock(&revmap_trees_mutex);
  700. break;
  701. }
  702. /* Destroy map */
  703. smp_mb();
  704. irq_map[virq].hwirq = host->inval_irq;
  705. irq_free_descs(virq, 1);
  706. /* Free it */
  707. irq_free_virt(virq, 1);
  708. }
  709. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  710. unsigned int irq_find_mapping(struct irq_host *host,
  711. irq_hw_number_t hwirq)
  712. {
  713. unsigned int i;
  714. unsigned int hint = hwirq % irq_virq_count;
  715. /* Look for default host if nececssary */
  716. if (host == NULL)
  717. host = irq_default_host;
  718. if (host == NULL)
  719. return NO_IRQ;
  720. /* legacy -> bail early */
  721. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  722. return hwirq;
  723. /* Slow path does a linear search of the map */
  724. if (hint < NUM_ISA_INTERRUPTS)
  725. hint = NUM_ISA_INTERRUPTS;
  726. i = hint;
  727. do {
  728. if (irq_map[i].host == host &&
  729. irq_map[i].hwirq == hwirq)
  730. return i;
  731. i++;
  732. if (i >= irq_virq_count)
  733. i = NUM_ISA_INTERRUPTS;
  734. } while(i != hint);
  735. return NO_IRQ;
  736. }
  737. EXPORT_SYMBOL_GPL(irq_find_mapping);
  738. #ifdef CONFIG_SMP
  739. int irq_choose_cpu(const struct cpumask *mask)
  740. {
  741. int cpuid;
  742. if (cpumask_equal(mask, cpu_all_mask)) {
  743. static int irq_rover;
  744. static DEFINE_RAW_SPINLOCK(irq_rover_lock);
  745. unsigned long flags;
  746. /* Round-robin distribution... */
  747. do_round_robin:
  748. raw_spin_lock_irqsave(&irq_rover_lock, flags);
  749. irq_rover = cpumask_next(irq_rover, cpu_online_mask);
  750. if (irq_rover >= nr_cpu_ids)
  751. irq_rover = cpumask_first(cpu_online_mask);
  752. cpuid = irq_rover;
  753. raw_spin_unlock_irqrestore(&irq_rover_lock, flags);
  754. } else {
  755. cpuid = cpumask_first_and(mask, cpu_online_mask);
  756. if (cpuid >= nr_cpu_ids)
  757. goto do_round_robin;
  758. }
  759. return get_hard_smp_processor_id(cpuid);
  760. }
  761. #else
  762. int irq_choose_cpu(const struct cpumask *mask)
  763. {
  764. return hard_smp_processor_id();
  765. }
  766. #endif
  767. unsigned int irq_radix_revmap_lookup(struct irq_host *host,
  768. irq_hw_number_t hwirq)
  769. {
  770. struct irq_map_entry *ptr;
  771. unsigned int virq;
  772. if (WARN_ON_ONCE(host->revmap_type != IRQ_HOST_MAP_TREE))
  773. return irq_find_mapping(host, hwirq);
  774. /*
  775. * The ptr returned references the static global irq_map.
  776. * but freeing an irq can delete nodes along the path to
  777. * do the lookup via call_rcu.
  778. */
  779. rcu_read_lock();
  780. ptr = radix_tree_lookup(&host->revmap_data.tree, hwirq);
  781. rcu_read_unlock();
  782. /*
  783. * If found in radix tree, then fine.
  784. * Else fallback to linear lookup - this should not happen in practice
  785. * as it means that we failed to insert the node in the radix tree.
  786. */
  787. if (ptr)
  788. virq = ptr - irq_map;
  789. else
  790. virq = irq_find_mapping(host, hwirq);
  791. return virq;
  792. }
  793. void irq_radix_revmap_insert(struct irq_host *host, unsigned int virq,
  794. irq_hw_number_t hwirq)
  795. {
  796. if (WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE))
  797. return;
  798. if (virq != NO_IRQ) {
  799. mutex_lock(&revmap_trees_mutex);
  800. radix_tree_insert(&host->revmap_data.tree, hwirq,
  801. &irq_map[virq]);
  802. mutex_unlock(&revmap_trees_mutex);
  803. }
  804. }
  805. unsigned int irq_linear_revmap(struct irq_host *host,
  806. irq_hw_number_t hwirq)
  807. {
  808. unsigned int *revmap;
  809. if (WARN_ON_ONCE(host->revmap_type != IRQ_HOST_MAP_LINEAR))
  810. return irq_find_mapping(host, hwirq);
  811. /* Check revmap bounds */
  812. if (unlikely(hwirq >= host->revmap_data.linear.size))
  813. return irq_find_mapping(host, hwirq);
  814. /* Check if revmap was allocated */
  815. revmap = host->revmap_data.linear.revmap;
  816. if (unlikely(revmap == NULL))
  817. return irq_find_mapping(host, hwirq);
  818. /* Fill up revmap with slow path if no mapping found */
  819. if (unlikely(revmap[hwirq] == NO_IRQ))
  820. revmap[hwirq] = irq_find_mapping(host, hwirq);
  821. return revmap[hwirq];
  822. }
  823. unsigned int irq_alloc_virt(struct irq_host *host,
  824. unsigned int count,
  825. unsigned int hint)
  826. {
  827. unsigned long flags;
  828. unsigned int i, j, found = NO_IRQ;
  829. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  830. return NO_IRQ;
  831. raw_spin_lock_irqsave(&irq_big_lock, flags);
  832. /* Use hint for 1 interrupt if any */
  833. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  834. hint < irq_virq_count && irq_map[hint].host == NULL) {
  835. found = hint;
  836. goto hint_found;
  837. }
  838. /* Look for count consecutive numbers in the allocatable
  839. * (non-legacy) space
  840. */
  841. for (i = NUM_ISA_INTERRUPTS, j = 0; i < irq_virq_count; i++) {
  842. if (irq_map[i].host != NULL)
  843. j = 0;
  844. else
  845. j++;
  846. if (j == count) {
  847. found = i - count + 1;
  848. break;
  849. }
  850. }
  851. if (found == NO_IRQ) {
  852. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  853. return NO_IRQ;
  854. }
  855. hint_found:
  856. for (i = found; i < (found + count); i++) {
  857. irq_map[i].hwirq = host->inval_irq;
  858. smp_wmb();
  859. irq_map[i].host = host;
  860. }
  861. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  862. return found;
  863. }
  864. void irq_free_virt(unsigned int virq, unsigned int count)
  865. {
  866. unsigned long flags;
  867. unsigned int i;
  868. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  869. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  870. if (virq < NUM_ISA_INTERRUPTS) {
  871. if (virq + count < NUM_ISA_INTERRUPTS)
  872. return;
  873. count =- NUM_ISA_INTERRUPTS - virq;
  874. virq = NUM_ISA_INTERRUPTS;
  875. }
  876. if (count > irq_virq_count || virq > irq_virq_count - count) {
  877. if (virq > irq_virq_count)
  878. return;
  879. count = irq_virq_count - virq;
  880. }
  881. raw_spin_lock_irqsave(&irq_big_lock, flags);
  882. for (i = virq; i < (virq + count); i++) {
  883. struct irq_host *host;
  884. host = irq_map[i].host;
  885. irq_map[i].hwirq = host->inval_irq;
  886. smp_wmb();
  887. irq_map[i].host = NULL;
  888. }
  889. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  890. }
  891. int arch_early_irq_init(void)
  892. {
  893. return 0;
  894. }
  895. #ifdef CONFIG_VIRQ_DEBUG
  896. static int virq_debug_show(struct seq_file *m, void *private)
  897. {
  898. unsigned long flags;
  899. struct irq_desc *desc;
  900. const char *p;
  901. static const char none[] = "none";
  902. void *data;
  903. int i;
  904. seq_printf(m, "%-5s %-7s %-15s %-18s %s\n", "virq", "hwirq",
  905. "chip name", "chip data", "host name");
  906. for (i = 1; i < nr_irqs; i++) {
  907. desc = irq_to_desc(i);
  908. if (!desc)
  909. continue;
  910. raw_spin_lock_irqsave(&desc->lock, flags);
  911. if (desc->action && desc->action->handler) {
  912. struct irq_chip *chip;
  913. seq_printf(m, "%5d ", i);
  914. seq_printf(m, "0x%05lx ", irq_map[i].hwirq);
  915. chip = irq_desc_get_chip(desc);
  916. if (chip && chip->name)
  917. p = chip->name;
  918. else
  919. p = none;
  920. seq_printf(m, "%-15s ", p);
  921. data = irq_desc_get_chip_data(desc);
  922. seq_printf(m, "0x%16p ", data);
  923. if (irq_map[i].host && irq_map[i].host->of_node)
  924. p = irq_map[i].host->of_node->full_name;
  925. else
  926. p = none;
  927. seq_printf(m, "%s\n", p);
  928. }
  929. raw_spin_unlock_irqrestore(&desc->lock, flags);
  930. }
  931. return 0;
  932. }
  933. static int virq_debug_open(struct inode *inode, struct file *file)
  934. {
  935. return single_open(file, virq_debug_show, inode->i_private);
  936. }
  937. static const struct file_operations virq_debug_fops = {
  938. .open = virq_debug_open,
  939. .read = seq_read,
  940. .llseek = seq_lseek,
  941. .release = single_release,
  942. };
  943. static int __init irq_debugfs_init(void)
  944. {
  945. if (debugfs_create_file("virq_mapping", S_IRUGO, powerpc_debugfs_root,
  946. NULL, &virq_debug_fops) == NULL)
  947. return -ENOMEM;
  948. return 0;
  949. }
  950. __initcall(irq_debugfs_init);
  951. #endif /* CONFIG_VIRQ_DEBUG */
  952. #ifdef CONFIG_PPC64
  953. static int __init setup_noirqdistrib(char *str)
  954. {
  955. distribute_irqs = 0;
  956. return 1;
  957. }
  958. __setup("noirqdistrib", setup_noirqdistrib);
  959. #endif /* CONFIG_PPC64 */