pci-dma.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /*
  2. * Dynamic DMA mapping support.
  3. */
  4. #include <linux/types.h>
  5. #include <linux/mm.h>
  6. #include <linux/string.h>
  7. #include <linux/pci.h>
  8. #include <linux/module.h>
  9. #include <linux/dmar.h>
  10. #include <asm/iommu.h>
  11. #include <asm/machvec.h>
  12. #include <linux/dma-mapping.h>
  13. #include <asm/system.h>
  14. #ifdef CONFIG_DMAR
  15. #include <linux/kernel.h>
  16. #include <asm/page.h>
  17. dma_addr_t bad_dma_address __read_mostly;
  18. EXPORT_SYMBOL(bad_dma_address);
  19. static int iommu_sac_force __read_mostly;
  20. int no_iommu __read_mostly;
  21. #ifdef CONFIG_IOMMU_DEBUG
  22. int force_iommu __read_mostly = 1;
  23. #else
  24. int force_iommu __read_mostly;
  25. #endif
  26. /* Set this to 1 if there is a HW IOMMU in the system */
  27. int iommu_detected __read_mostly;
  28. /* Dummy device used for NULL arguments (normally ISA). Better would
  29. be probably a smaller DMA mask, but this is bug-to-bug compatible
  30. to i386. */
  31. struct device fallback_dev = {
  32. .bus_id = "fallback device",
  33. .coherent_dma_mask = DMA_32BIT_MASK,
  34. .dma_mask = &fallback_dev.coherent_dma_mask,
  35. };
  36. void __init pci_iommu_alloc(void)
  37. {
  38. /*
  39. * The order of these functions is important for
  40. * fall-back/fail-over reasons
  41. */
  42. detect_intel_iommu();
  43. #ifdef CONFIG_SWIOTLB
  44. pci_swiotlb_init();
  45. #endif
  46. }
  47. static int __init pci_iommu_init(void)
  48. {
  49. if (iommu_detected)
  50. intel_iommu_init();
  51. return 0;
  52. }
  53. /* Must execute after PCI subsystem */
  54. fs_initcall(pci_iommu_init);
  55. void pci_iommu_shutdown(void)
  56. {
  57. return;
  58. }
  59. void __init
  60. iommu_dma_init(void)
  61. {
  62. return;
  63. }
  64. struct dma_mapping_ops *dma_ops;
  65. EXPORT_SYMBOL(dma_ops);
  66. int iommu_dma_supported(struct device *dev, u64 mask)
  67. {
  68. struct dma_mapping_ops *ops = get_dma_ops(dev);
  69. if (ops->dma_supported_op)
  70. return ops->dma_supported_op(dev, mask);
  71. /* Copied from i386. Doesn't make much sense, because it will
  72. only work for pci_alloc_coherent.
  73. The caller just has to use GFP_DMA in this case. */
  74. if (mask < DMA_24BIT_MASK)
  75. return 0;
  76. /* Tell the device to use SAC when IOMMU force is on. This
  77. allows the driver to use cheaper accesses in some cases.
  78. Problem with this is that if we overflow the IOMMU area and
  79. return DAC as fallback address the device may not handle it
  80. correctly.
  81. As a special case some controllers have a 39bit address
  82. mode that is as efficient as 32bit (aic79xx). Don't force
  83. SAC for these. Assume all masks <= 40 bits are of this
  84. type. Normally this doesn't make any difference, but gives
  85. more gentle handling of IOMMU overflow. */
  86. if (iommu_sac_force && (mask >= DMA_40BIT_MASK)) {
  87. dev_info(dev, "Force SAC with mask %lx\n", mask);
  88. return 0;
  89. }
  90. return 1;
  91. }
  92. EXPORT_SYMBOL(iommu_dma_supported);
  93. #endif