| 123456789101112131415161718192021222324252627282930313233343536373839404142 |
- /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
- * Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
- * MA 02110-1301, USA.
- */
- #ifndef __ASM_ARCH_MXC_H__
- #define __ASM_ARCH_MXC_H__
- #ifndef __ASM_ARCH_MXC_HARDWARE_H__
- #error "Do not include directly."
- #endif
- /* clean up all things that are not used */
- #ifndef CONFIG_ARCH_MX3
- # define cpu_is_mx31() (0)
- #endif
- #ifndef CONFIG_MACH_MX27
- # define cpu_is_mx27() (0)
- #endif
- #if defined(CONFIG_ARCH_MX3) || defined(CONFIG_ARCH_MX2)
- #define CSCR_U(n) (IO_ADDRESS(WEIM_BASE_ADDR) + n * 0x10)
- #define CSCR_L(n) (IO_ADDRESS(WEIM_BASE_ADDR) + n * 0x10 + 0x4)
- #define CSCR_A(n) (IO_ADDRESS(WEIM_BASE_ADDR) + n * 0x10 + 0x8)
- #endif
- #endif /* __ASM_ARCH_MXC_H__ */
|
