dma-mx1-mx2.h 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * linux/arch/arm/plat-mxc/include/mach/dma-mx1-mx2.h
  3. *
  4. * i.MX DMA registration and IRQ dispatching
  5. *
  6. * Copyright 2006 Pavel Pisa <pisa@cmp.felk.cvut.cz>
  7. * Copyright 2008 Juergen Beisert, <kernel@pengutronix.de>
  8. * Copyright 2008 Sascha Hauer, <s.hauer@pengutronix.de>
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License
  12. * as published by the Free Software Foundation; either version 2
  13. * of the License, or (at your option) any later version.
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  22. * MA 02110-1301, USA.
  23. */
  24. #include <asm/dma.h>
  25. #ifndef __ASM_ARCH_MXC_DMA_H
  26. #define __ASM_ARCH_MXC_DMA_H
  27. #define IMX_DMA_CHANNELS 16
  28. #define DMA_BASE IO_ADDRESS(DMA_BASE_ADDR)
  29. #define IMX_DMA_MEMSIZE_32 (0 << 4)
  30. #define IMX_DMA_MEMSIZE_8 (1 << 4)
  31. #define IMX_DMA_MEMSIZE_16 (2 << 4)
  32. #define IMX_DMA_TYPE_LINEAR (0 << 10)
  33. #define IMX_DMA_TYPE_2D (1 << 10)
  34. #define IMX_DMA_TYPE_FIFO (2 << 10)
  35. #define IMX_DMA_ERR_BURST (1 << 0)
  36. #define IMX_DMA_ERR_REQUEST (1 << 1)
  37. #define IMX_DMA_ERR_TRANSFER (1 << 2)
  38. #define IMX_DMA_ERR_BUFFER (1 << 3)
  39. #define IMX_DMA_ERR_TIMEOUT (1 << 4)
  40. int
  41. imx_dma_config_channel(int channel, unsigned int config_port,
  42. unsigned int config_mem, unsigned int dmareq, int hw_chaining);
  43. void
  44. imx_dma_config_burstlen(int channel, unsigned int burstlen);
  45. int
  46. imx_dma_setup_single(int channel, dma_addr_t dma_address,
  47. unsigned int dma_length, unsigned int dev_addr,
  48. dmamode_t dmamode);
  49. int
  50. imx_dma_setup_sg(int channel, struct scatterlist *sg,
  51. unsigned int sgcount, unsigned int dma_length,
  52. unsigned int dev_addr, dmamode_t dmamode);
  53. int
  54. imx_dma_setup_handlers(int channel,
  55. void (*irq_handler) (int, void *),
  56. void (*err_handler) (int, void *, int), void *data);
  57. int
  58. imx_dma_setup_progression_handler(int channel,
  59. void (*prog_handler) (int, void*, struct scatterlist*));
  60. void imx_dma_enable(int channel);
  61. void imx_dma_disable(int channel);
  62. int imx_dma_request(int channel, const char *name);
  63. void imx_dma_free(int channel);
  64. enum imx_dma_prio {
  65. DMA_PRIO_HIGH = 0,
  66. DMA_PRIO_MEDIUM = 1,
  67. DMA_PRIO_LOW = 2
  68. };
  69. int imx_dma_request_by_prio(const char *name, enum imx_dma_prio prio);
  70. #endif /* _ASM_ARCH_MXC_DMA_H */