twl4030.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409
  1. /*
  2. * twl4030.h - header for TWL4030 PM and audio CODEC device
  3. *
  4. * Copyright (C) 2005-2006 Texas Instruments, Inc.
  5. *
  6. * Based on tlv320aic23.c:
  7. * Copyright (c) by Kai Svahn <kai.svahn@nokia.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  22. *
  23. */
  24. #ifndef __TWL4030_H_
  25. #define __TWL4030_H_
  26. #include <linux/types.h>
  27. #include <linux/input/matrix_keypad.h>
  28. /*
  29. * Using the twl4030 core we address registers using a pair
  30. * { module id, relative register offset }
  31. * which that core then maps to the relevant
  32. * { i2c slave, absolute register address }
  33. *
  34. * The module IDs are meaningful only to the twl4030 core code,
  35. * which uses them as array indices to look up the first register
  36. * address each module uses within a given i2c slave.
  37. */
  38. /* Slave 0 (i2c address 0x48) */
  39. #define TWL4030_MODULE_USB 0x00
  40. /* Slave 1 (i2c address 0x49) */
  41. #define TWL4030_MODULE_AUDIO_VOICE 0x01
  42. #define TWL4030_MODULE_GPIO 0x02
  43. #define TWL4030_MODULE_INTBR 0x03
  44. #define TWL4030_MODULE_PIH 0x04
  45. #define TWL4030_MODULE_TEST 0x05
  46. /* Slave 2 (i2c address 0x4a) */
  47. #define TWL4030_MODULE_KEYPAD 0x06
  48. #define TWL4030_MODULE_MADC 0x07
  49. #define TWL4030_MODULE_INTERRUPTS 0x08
  50. #define TWL4030_MODULE_LED 0x09
  51. #define TWL4030_MODULE_MAIN_CHARGE 0x0A
  52. #define TWL4030_MODULE_PRECHARGE 0x0B
  53. #define TWL4030_MODULE_PWM0 0x0C
  54. #define TWL4030_MODULE_PWM1 0x0D
  55. #define TWL4030_MODULE_PWMA 0x0E
  56. #define TWL4030_MODULE_PWMB 0x0F
  57. /* Slave 3 (i2c address 0x4b) */
  58. #define TWL4030_MODULE_BACKUP 0x10
  59. #define TWL4030_MODULE_INT 0x11
  60. #define TWL4030_MODULE_PM_MASTER 0x12
  61. #define TWL4030_MODULE_PM_RECEIVER 0x13
  62. #define TWL4030_MODULE_RTC 0x14
  63. #define TWL4030_MODULE_SECURED_REG 0x15
  64. /*
  65. * Read and write single 8-bit registers
  66. */
  67. int twl4030_i2c_write_u8(u8 mod_no, u8 val, u8 reg);
  68. int twl4030_i2c_read_u8(u8 mod_no, u8 *val, u8 reg);
  69. /*
  70. * Read and write several 8-bit registers at once.
  71. *
  72. * IMPORTANT: For twl4030_i2c_write(), allocate num_bytes + 1
  73. * for the value, and populate your data starting at offset 1.
  74. */
  75. int twl4030_i2c_write(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes);
  76. int twl4030_i2c_read(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes);
  77. /*----------------------------------------------------------------------*/
  78. /*
  79. * NOTE: at up to 1024 registers, this is a big chip.
  80. *
  81. * Avoid putting register declarations in this file, instead of into
  82. * a driver-private file, unless some of the registers in a block
  83. * need to be shared with other drivers. One example is blocks that
  84. * have Secondary IRQ Handler (SIH) registers.
  85. */
  86. #define TWL4030_SIH_CTRL_EXCLEN_MASK BIT(0)
  87. #define TWL4030_SIH_CTRL_PENDDIS_MASK BIT(1)
  88. #define TWL4030_SIH_CTRL_COR_MASK BIT(2)
  89. /*----------------------------------------------------------------------*/
  90. /*
  91. * GPIO Block Register offsets (use TWL4030_MODULE_GPIO)
  92. */
  93. #define REG_GPIODATAIN1 0x0
  94. #define REG_GPIODATAIN2 0x1
  95. #define REG_GPIODATAIN3 0x2
  96. #define REG_GPIODATADIR1 0x3
  97. #define REG_GPIODATADIR2 0x4
  98. #define REG_GPIODATADIR3 0x5
  99. #define REG_GPIODATAOUT1 0x6
  100. #define REG_GPIODATAOUT2 0x7
  101. #define REG_GPIODATAOUT3 0x8
  102. #define REG_CLEARGPIODATAOUT1 0x9
  103. #define REG_CLEARGPIODATAOUT2 0xA
  104. #define REG_CLEARGPIODATAOUT3 0xB
  105. #define REG_SETGPIODATAOUT1 0xC
  106. #define REG_SETGPIODATAOUT2 0xD
  107. #define REG_SETGPIODATAOUT3 0xE
  108. #define REG_GPIO_DEBEN1 0xF
  109. #define REG_GPIO_DEBEN2 0x10
  110. #define REG_GPIO_DEBEN3 0x11
  111. #define REG_GPIO_CTRL 0x12
  112. #define REG_GPIOPUPDCTR1 0x13
  113. #define REG_GPIOPUPDCTR2 0x14
  114. #define REG_GPIOPUPDCTR3 0x15
  115. #define REG_GPIOPUPDCTR4 0x16
  116. #define REG_GPIOPUPDCTR5 0x17
  117. #define REG_GPIO_ISR1A 0x19
  118. #define REG_GPIO_ISR2A 0x1A
  119. #define REG_GPIO_ISR3A 0x1B
  120. #define REG_GPIO_IMR1A 0x1C
  121. #define REG_GPIO_IMR2A 0x1D
  122. #define REG_GPIO_IMR3A 0x1E
  123. #define REG_GPIO_ISR1B 0x1F
  124. #define REG_GPIO_ISR2B 0x20
  125. #define REG_GPIO_ISR3B 0x21
  126. #define REG_GPIO_IMR1B 0x22
  127. #define REG_GPIO_IMR2B 0x23
  128. #define REG_GPIO_IMR3B 0x24
  129. #define REG_GPIO_EDR1 0x28
  130. #define REG_GPIO_EDR2 0x29
  131. #define REG_GPIO_EDR3 0x2A
  132. #define REG_GPIO_EDR4 0x2B
  133. #define REG_GPIO_EDR5 0x2C
  134. #define REG_GPIO_SIH_CTRL 0x2D
  135. /* Up to 18 signals are available as GPIOs, when their
  136. * pins are not assigned to another use (such as ULPI/USB).
  137. */
  138. #define TWL4030_GPIO_MAX 18
  139. /*----------------------------------------------------------------------*/
  140. /*
  141. * Keypad register offsets (use TWL4030_MODULE_KEYPAD)
  142. * ... SIH/interrupt only
  143. */
  144. #define TWL4030_KEYPAD_KEYP_ISR1 0x11
  145. #define TWL4030_KEYPAD_KEYP_IMR1 0x12
  146. #define TWL4030_KEYPAD_KEYP_ISR2 0x13
  147. #define TWL4030_KEYPAD_KEYP_IMR2 0x14
  148. #define TWL4030_KEYPAD_KEYP_SIR 0x15 /* test register */
  149. #define TWL4030_KEYPAD_KEYP_EDR 0x16
  150. #define TWL4030_KEYPAD_KEYP_SIH_CTRL 0x17
  151. /*----------------------------------------------------------------------*/
  152. /*
  153. * Multichannel ADC register offsets (use TWL4030_MODULE_MADC)
  154. * ... SIH/interrupt only
  155. */
  156. #define TWL4030_MADC_ISR1 0x61
  157. #define TWL4030_MADC_IMR1 0x62
  158. #define TWL4030_MADC_ISR2 0x63
  159. #define TWL4030_MADC_IMR2 0x64
  160. #define TWL4030_MADC_SIR 0x65 /* test register */
  161. #define TWL4030_MADC_EDR 0x66
  162. #define TWL4030_MADC_SIH_CTRL 0x67
  163. /*----------------------------------------------------------------------*/
  164. /*
  165. * Battery charger register offsets (use TWL4030_MODULE_INTERRUPTS)
  166. */
  167. #define TWL4030_INTERRUPTS_BCIISR1A 0x0
  168. #define TWL4030_INTERRUPTS_BCIISR2A 0x1
  169. #define TWL4030_INTERRUPTS_BCIIMR1A 0x2
  170. #define TWL4030_INTERRUPTS_BCIIMR2A 0x3
  171. #define TWL4030_INTERRUPTS_BCIISR1B 0x4
  172. #define TWL4030_INTERRUPTS_BCIISR2B 0x5
  173. #define TWL4030_INTERRUPTS_BCIIMR1B 0x6
  174. #define TWL4030_INTERRUPTS_BCIIMR2B 0x7
  175. #define TWL4030_INTERRUPTS_BCISIR1 0x8 /* test register */
  176. #define TWL4030_INTERRUPTS_BCISIR2 0x9 /* test register */
  177. #define TWL4030_INTERRUPTS_BCIEDR1 0xa
  178. #define TWL4030_INTERRUPTS_BCIEDR2 0xb
  179. #define TWL4030_INTERRUPTS_BCIEDR3 0xc
  180. #define TWL4030_INTERRUPTS_BCISIHCTRL 0xd
  181. /*----------------------------------------------------------------------*/
  182. /*
  183. * Power Interrupt block register offsets (use TWL4030_MODULE_INT)
  184. */
  185. #define TWL4030_INT_PWR_ISR1 0x0
  186. #define TWL4030_INT_PWR_IMR1 0x1
  187. #define TWL4030_INT_PWR_ISR2 0x2
  188. #define TWL4030_INT_PWR_IMR2 0x3
  189. #define TWL4030_INT_PWR_SIR 0x4 /* test register */
  190. #define TWL4030_INT_PWR_EDR1 0x5
  191. #define TWL4030_INT_PWR_EDR2 0x6
  192. #define TWL4030_INT_PWR_SIH_CTRL 0x7
  193. /*----------------------------------------------------------------------*/
  194. /* Power bus message definitions */
  195. #define DEV_GRP_NULL 0x0
  196. #define DEV_GRP_P1 0x1
  197. #define DEV_GRP_P2 0x2
  198. #define DEV_GRP_P3 0x4
  199. #define RES_GRP_RES 0x0
  200. #define RES_GRP_PP 0x1
  201. #define RES_GRP_RC 0x2
  202. #define RES_GRP_PP_RC 0x3
  203. #define RES_GRP_PR 0x4
  204. #define RES_GRP_PP_PR 0x5
  205. #define RES_GRP_RC_PR 0x6
  206. #define RES_GRP_ALL 0x7
  207. #define RES_TYPE2_R0 0x0
  208. #define RES_TYPE_ALL 0x7
  209. #define RES_STATE_WRST 0xF
  210. #define RES_STATE_ACTIVE 0xE
  211. #define RES_STATE_SLEEP 0x8
  212. #define RES_STATE_OFF 0x0
  213. /*
  214. * Power Bus Message Format ... these can be sent individually by Linux,
  215. * but are usually part of downloaded scripts that are run when various
  216. * power events are triggered.
  217. *
  218. * Broadcast Message (16 Bits):
  219. * DEV_GRP[15:13] MT[12] RES_GRP[11:9] RES_TYPE2[8:7] RES_TYPE[6:4]
  220. * RES_STATE[3:0]
  221. *
  222. * Singular Message (16 Bits):
  223. * DEV_GRP[15:13] MT[12] RES_ID[11:4] RES_STATE[3:0]
  224. */
  225. #define MSG_BROADCAST(devgrp, grp, type, type2, state) \
  226. ( (devgrp) << 13 | 1 << 12 | (grp) << 9 | (type2) << 7 \
  227. | (type) << 4 | (state))
  228. #define MSG_SINGULAR(devgrp, id, state) \
  229. ((devgrp) << 13 | 0 << 12 | (id) << 4 | (state))
  230. /*----------------------------------------------------------------------*/
  231. struct twl4030_bci_platform_data {
  232. int *battery_tmp_tbl;
  233. unsigned int tblsize;
  234. };
  235. /* TWL4030_GPIO_MAX (18) GPIOs, with interrupts */
  236. struct twl4030_gpio_platform_data {
  237. int gpio_base;
  238. unsigned irq_base, irq_end;
  239. /* package the two LED signals as output-only GPIOs? */
  240. bool use_leds;
  241. /* gpio-n should control VMMC(n+1) if BIT(n) in mmc_cd is set */
  242. u8 mmc_cd;
  243. /* if BIT(N) is set, or VMMC(n+1) is linked, debounce GPIO-N */
  244. u32 debounce;
  245. /* For gpio-N, bit (1 << N) in "pullups" is set if that pullup
  246. * should be enabled. Else, if that bit is set in "pulldowns",
  247. * that pulldown is enabled. Don't waste power by letting any
  248. * digital inputs float...
  249. */
  250. u32 pullups;
  251. u32 pulldowns;
  252. int (*setup)(struct device *dev,
  253. unsigned gpio, unsigned ngpio);
  254. int (*teardown)(struct device *dev,
  255. unsigned gpio, unsigned ngpio);
  256. };
  257. struct twl4030_madc_platform_data {
  258. int irq_line;
  259. };
  260. /* Boards have uniqe mappings of {row, col} --> keycode.
  261. * Column and row are 8 bits each, but range only from 0..7.
  262. * a PERSISTENT_KEY is "always on" and never reported.
  263. */
  264. #define PERSISTENT_KEY(r, c) KEY((r), (c), KEY_RESERVED)
  265. struct twl4030_keypad_data {
  266. const struct matrix_keymap_data *keymap_data;
  267. unsigned rows;
  268. unsigned cols;
  269. bool rep;
  270. };
  271. enum twl4030_usb_mode {
  272. T2_USB_MODE_ULPI = 1,
  273. T2_USB_MODE_CEA2011_3PIN = 2,
  274. };
  275. struct twl4030_usb_data {
  276. enum twl4030_usb_mode usb_mode;
  277. };
  278. struct twl4030_platform_data {
  279. unsigned irq_base, irq_end;
  280. struct twl4030_bci_platform_data *bci;
  281. struct twl4030_gpio_platform_data *gpio;
  282. struct twl4030_madc_platform_data *madc;
  283. struct twl4030_keypad_data *keypad;
  284. struct twl4030_usb_data *usb;
  285. /* LDO regulators */
  286. struct regulator_init_data *vdac;
  287. struct regulator_init_data *vpll1;
  288. struct regulator_init_data *vpll2;
  289. struct regulator_init_data *vmmc1;
  290. struct regulator_init_data *vmmc2;
  291. struct regulator_init_data *vsim;
  292. struct regulator_init_data *vaux1;
  293. struct regulator_init_data *vaux2;
  294. struct regulator_init_data *vaux3;
  295. struct regulator_init_data *vaux4;
  296. /* REVISIT more to come ... _nothing_ should be hard-wired */
  297. };
  298. /*----------------------------------------------------------------------*/
  299. int twl4030_sih_setup(int module);
  300. /* Offsets to Power Registers */
  301. #define TWL4030_VDAC_DEV_GRP 0x3B
  302. #define TWL4030_VDAC_DEDICATED 0x3E
  303. #define TWL4030_VAUX1_DEV_GRP 0x17
  304. #define TWL4030_VAUX1_DEDICATED 0x1A
  305. #define TWL4030_VAUX2_DEV_GRP 0x1B
  306. #define TWL4030_VAUX2_DEDICATED 0x1E
  307. #define TWL4030_VAUX3_DEV_GRP 0x1F
  308. #define TWL4030_VAUX3_DEDICATED 0x22
  309. #if defined(CONFIG_TWL4030_BCI_BATTERY) || \
  310. defined(CONFIG_TWL4030_BCI_BATTERY_MODULE)
  311. extern int twl4030charger_usb_en(int enable);
  312. #else
  313. static inline int twl4030charger_usb_en(int enable) { return 0; }
  314. #endif
  315. /*----------------------------------------------------------------------*/
  316. /* Linux-specific regulator identifiers ... for now, we only support
  317. * the LDOs, and leave the three buck converters alone. VDD1 and VDD2
  318. * need to tie into hardware based voltage scaling (cpufreq etc), while
  319. * VIO is generally fixed.
  320. */
  321. /* EXTERNAL dc-to-dc buck converters */
  322. #define TWL4030_REG_VDD1 0
  323. #define TWL4030_REG_VDD2 1
  324. #define TWL4030_REG_VIO 2
  325. /* EXTERNAL LDOs */
  326. #define TWL4030_REG_VDAC 3
  327. #define TWL4030_REG_VPLL1 4
  328. #define TWL4030_REG_VPLL2 5 /* not on all chips */
  329. #define TWL4030_REG_VMMC1 6
  330. #define TWL4030_REG_VMMC2 7 /* not on all chips */
  331. #define TWL4030_REG_VSIM 8 /* not on all chips */
  332. #define TWL4030_REG_VAUX1 9 /* not on all chips */
  333. #define TWL4030_REG_VAUX2_4030 10 /* (twl4030-specific) */
  334. #define TWL4030_REG_VAUX2 11 /* (twl5030 and newer) */
  335. #define TWL4030_REG_VAUX3 12 /* not on all chips */
  336. #define TWL4030_REG_VAUX4 13 /* not on all chips */
  337. /* INTERNAL LDOs */
  338. #define TWL4030_REG_VINTANA1 14
  339. #define TWL4030_REG_VINTANA2 15
  340. #define TWL4030_REG_VINTDIG 16
  341. #define TWL4030_REG_VUSB1V5 17
  342. #define TWL4030_REG_VUSB1V8 18
  343. #define TWL4030_REG_VUSB3V1 19
  344. #endif /* End of __TWL4030_H */