iwl-ucode.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757
  1. /******************************************************************************
  2. *
  3. * GPL LICENSE SUMMARY
  4. *
  5. * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of version 2 of the GNU General Public License as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  19. * USA
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/sched.h>
  33. #include <linux/dma-mapping.h>
  34. #include "iwl-dev.h"
  35. #include "iwl-core.h"
  36. #include "iwl-io.h"
  37. #include "iwl-agn-hw.h"
  38. #include "iwl-agn.h"
  39. #include "iwl-agn-calib.h"
  40. #include "iwl-trans.h"
  41. #include "iwl-fh.h"
  42. static struct iwl_wimax_coex_event_entry cu_priorities[COEX_NUM_OF_EVENTS] = {
  43. {COEX_CU_UNASSOC_IDLE_RP, COEX_CU_UNASSOC_IDLE_WP,
  44. 0, COEX_UNASSOC_IDLE_FLAGS},
  45. {COEX_CU_UNASSOC_MANUAL_SCAN_RP, COEX_CU_UNASSOC_MANUAL_SCAN_WP,
  46. 0, COEX_UNASSOC_MANUAL_SCAN_FLAGS},
  47. {COEX_CU_UNASSOC_AUTO_SCAN_RP, COEX_CU_UNASSOC_AUTO_SCAN_WP,
  48. 0, COEX_UNASSOC_AUTO_SCAN_FLAGS},
  49. {COEX_CU_CALIBRATION_RP, COEX_CU_CALIBRATION_WP,
  50. 0, COEX_CALIBRATION_FLAGS},
  51. {COEX_CU_PERIODIC_CALIBRATION_RP, COEX_CU_PERIODIC_CALIBRATION_WP,
  52. 0, COEX_PERIODIC_CALIBRATION_FLAGS},
  53. {COEX_CU_CONNECTION_ESTAB_RP, COEX_CU_CONNECTION_ESTAB_WP,
  54. 0, COEX_CONNECTION_ESTAB_FLAGS},
  55. {COEX_CU_ASSOCIATED_IDLE_RP, COEX_CU_ASSOCIATED_IDLE_WP,
  56. 0, COEX_ASSOCIATED_IDLE_FLAGS},
  57. {COEX_CU_ASSOC_MANUAL_SCAN_RP, COEX_CU_ASSOC_MANUAL_SCAN_WP,
  58. 0, COEX_ASSOC_MANUAL_SCAN_FLAGS},
  59. {COEX_CU_ASSOC_AUTO_SCAN_RP, COEX_CU_ASSOC_AUTO_SCAN_WP,
  60. 0, COEX_ASSOC_AUTO_SCAN_FLAGS},
  61. {COEX_CU_ASSOC_ACTIVE_LEVEL_RP, COEX_CU_ASSOC_ACTIVE_LEVEL_WP,
  62. 0, COEX_ASSOC_ACTIVE_LEVEL_FLAGS},
  63. {COEX_CU_RF_ON_RP, COEX_CU_RF_ON_WP, 0, COEX_CU_RF_ON_FLAGS},
  64. {COEX_CU_RF_OFF_RP, COEX_CU_RF_OFF_WP, 0, COEX_RF_OFF_FLAGS},
  65. {COEX_CU_STAND_ALONE_DEBUG_RP, COEX_CU_STAND_ALONE_DEBUG_WP,
  66. 0, COEX_STAND_ALONE_DEBUG_FLAGS},
  67. {COEX_CU_IPAN_ASSOC_LEVEL_RP, COEX_CU_IPAN_ASSOC_LEVEL_WP,
  68. 0, COEX_IPAN_ASSOC_LEVEL_FLAGS},
  69. {COEX_CU_RSRVD1_RP, COEX_CU_RSRVD1_WP, 0, COEX_RSRVD1_FLAGS},
  70. {COEX_CU_RSRVD2_RP, COEX_CU_RSRVD2_WP, 0, COEX_RSRVD2_FLAGS}
  71. };
  72. /******************************************************************************
  73. *
  74. * uCode download functions
  75. *
  76. ******************************************************************************/
  77. static void iwl_free_fw_desc(struct iwl_bus *bus, struct fw_desc *desc)
  78. {
  79. if (desc->v_addr)
  80. dma_free_coherent(bus->dev, desc->len,
  81. desc->v_addr, desc->p_addr);
  82. desc->v_addr = NULL;
  83. desc->len = 0;
  84. }
  85. static void iwl_free_fw_img(struct iwl_bus *bus, struct fw_img *img)
  86. {
  87. iwl_free_fw_desc(bus, &img->code);
  88. iwl_free_fw_desc(bus, &img->data);
  89. }
  90. void iwl_dealloc_ucode(struct iwl_trans *trans)
  91. {
  92. iwl_free_fw_img(bus(trans), &trans->ucode_rt);
  93. iwl_free_fw_img(bus(trans), &trans->ucode_init);
  94. iwl_free_fw_img(bus(trans), &trans->ucode_wowlan);
  95. }
  96. int iwl_alloc_fw_desc(struct iwl_bus *bus, struct fw_desc *desc,
  97. const void *data, size_t len)
  98. {
  99. if (!len) {
  100. desc->v_addr = NULL;
  101. return -EINVAL;
  102. }
  103. desc->v_addr = dma_alloc_coherent(bus->dev, len,
  104. &desc->p_addr, GFP_KERNEL);
  105. if (!desc->v_addr)
  106. return -ENOMEM;
  107. desc->len = len;
  108. memcpy(desc->v_addr, data, len);
  109. return 0;
  110. }
  111. /*
  112. * ucode
  113. */
  114. static int iwl_load_section(struct iwl_trans *trans, const char *name,
  115. struct fw_desc *image, u32 dst_addr)
  116. {
  117. struct iwl_bus *bus = bus(trans);
  118. dma_addr_t phy_addr = image->p_addr;
  119. u32 byte_cnt = image->len;
  120. int ret;
  121. trans->ucode_write_complete = 0;
  122. iwl_write_direct32(bus,
  123. FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
  124. FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE);
  125. iwl_write_direct32(bus,
  126. FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL), dst_addr);
  127. iwl_write_direct32(bus,
  128. FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL),
  129. phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK);
  130. iwl_write_direct32(bus,
  131. FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL),
  132. (iwl_get_dma_hi_addr(phy_addr)
  133. << FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) | byte_cnt);
  134. iwl_write_direct32(bus,
  135. FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL),
  136. 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM |
  137. 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX |
  138. FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID);
  139. iwl_write_direct32(bus,
  140. FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
  141. FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
  142. FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE |
  143. FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD);
  144. IWL_DEBUG_FW(bus, "%s uCode section being loaded...\n", name);
  145. ret = wait_event_timeout(trans->shrd->wait_command_queue,
  146. trans->ucode_write_complete, 5 * HZ);
  147. if (!ret) {
  148. IWL_ERR(trans, "Could not load the %s uCode section\n",
  149. name);
  150. return -ETIMEDOUT;
  151. }
  152. return 0;
  153. }
  154. static inline struct fw_img *iwl_get_ucode_image(struct iwl_trans *trans,
  155. enum iwl_ucode_type ucode_type)
  156. {
  157. switch (ucode_type) {
  158. case IWL_UCODE_INIT:
  159. return &trans->ucode_init;
  160. case IWL_UCODE_WOWLAN:
  161. return &trans->ucode_wowlan;
  162. case IWL_UCODE_REGULAR:
  163. return &trans->ucode_rt;
  164. case IWL_UCODE_NONE:
  165. break;
  166. }
  167. return NULL;
  168. }
  169. static int iwl_load_given_ucode(struct iwl_trans *trans,
  170. enum iwl_ucode_type ucode_type)
  171. {
  172. int ret = 0;
  173. struct fw_img *image = iwl_get_ucode_image(trans, ucode_type);
  174. if (!image) {
  175. IWL_ERR(trans, "Invalid ucode requested (%d)\n",
  176. ucode_type);
  177. return -EINVAL;
  178. }
  179. ret = iwl_load_section(trans, "INST", &image->code,
  180. IWLAGN_RTC_INST_LOWER_BOUND);
  181. if (ret)
  182. return ret;
  183. return iwl_load_section(trans, "DATA", &image->data,
  184. IWLAGN_RTC_DATA_LOWER_BOUND);
  185. }
  186. /*
  187. * Calibration
  188. */
  189. static int iwl_set_Xtal_calib(struct iwl_priv *priv)
  190. {
  191. struct iwl_calib_xtal_freq_cmd cmd;
  192. __le16 *xtal_calib =
  193. (__le16 *)iwl_eeprom_query_addr(priv->shrd, EEPROM_XTAL);
  194. iwl_set_calib_hdr(&cmd.hdr, IWL_PHY_CALIBRATE_CRYSTAL_FRQ_CMD);
  195. cmd.cap_pin1 = le16_to_cpu(xtal_calib[0]);
  196. cmd.cap_pin2 = le16_to_cpu(xtal_calib[1]);
  197. return iwl_calib_set(priv, (void *)&cmd, sizeof(cmd));
  198. }
  199. static int iwl_set_temperature_offset_calib(struct iwl_priv *priv)
  200. {
  201. struct iwl_calib_temperature_offset_cmd cmd;
  202. __le16 *offset_calib =
  203. (__le16 *)iwl_eeprom_query_addr(priv->shrd,
  204. EEPROM_RAW_TEMPERATURE);
  205. memset(&cmd, 0, sizeof(cmd));
  206. iwl_set_calib_hdr(&cmd.hdr, IWL_PHY_CALIBRATE_TEMP_OFFSET_CMD);
  207. memcpy(&cmd.radio_sensor_offset, offset_calib, sizeof(*offset_calib));
  208. if (!(cmd.radio_sensor_offset))
  209. cmd.radio_sensor_offset = DEFAULT_RADIO_SENSOR_OFFSET;
  210. IWL_DEBUG_CALIB(priv, "Radio sensor offset: %d\n",
  211. le16_to_cpu(cmd.radio_sensor_offset));
  212. return iwl_calib_set(priv, (void *)&cmd, sizeof(cmd));
  213. }
  214. static int iwl_set_temperature_offset_calib_v2(struct iwl_priv *priv)
  215. {
  216. struct iwl_calib_temperature_offset_v2_cmd cmd;
  217. __le16 *offset_calib_high = (__le16 *)iwl_eeprom_query_addr(priv->shrd,
  218. EEPROM_KELVIN_TEMPERATURE);
  219. __le16 *offset_calib_low =
  220. (__le16 *)iwl_eeprom_query_addr(priv->shrd,
  221. EEPROM_RAW_TEMPERATURE);
  222. struct iwl_eeprom_calib_hdr *hdr;
  223. memset(&cmd, 0, sizeof(cmd));
  224. iwl_set_calib_hdr(&cmd.hdr, IWL_PHY_CALIBRATE_TEMP_OFFSET_CMD);
  225. hdr = (struct iwl_eeprom_calib_hdr *)iwl_eeprom_query_addr(priv->shrd,
  226. EEPROM_CALIB_ALL);
  227. memcpy(&cmd.radio_sensor_offset_high, offset_calib_high,
  228. sizeof(*offset_calib_high));
  229. memcpy(&cmd.radio_sensor_offset_low, offset_calib_low,
  230. sizeof(*offset_calib_low));
  231. if (!(cmd.radio_sensor_offset_low)) {
  232. IWL_DEBUG_CALIB(priv, "no info in EEPROM, use default\n");
  233. cmd.radio_sensor_offset_low = DEFAULT_RADIO_SENSOR_OFFSET;
  234. cmd.radio_sensor_offset_high = DEFAULT_RADIO_SENSOR_OFFSET;
  235. }
  236. memcpy(&cmd.burntVoltageRef, &hdr->voltage,
  237. sizeof(hdr->voltage));
  238. IWL_DEBUG_CALIB(priv, "Radio sensor offset high: %d\n",
  239. le16_to_cpu(cmd.radio_sensor_offset_high));
  240. IWL_DEBUG_CALIB(priv, "Radio sensor offset low: %d\n",
  241. le16_to_cpu(cmd.radio_sensor_offset_low));
  242. IWL_DEBUG_CALIB(priv, "Voltage Ref: %d\n",
  243. le16_to_cpu(cmd.burntVoltageRef));
  244. return iwl_calib_set(priv, (void *)&cmd, sizeof(cmd));
  245. }
  246. static int iwl_send_calib_cfg(struct iwl_trans *trans)
  247. {
  248. struct iwl_calib_cfg_cmd calib_cfg_cmd;
  249. struct iwl_host_cmd cmd = {
  250. .id = CALIBRATION_CFG_CMD,
  251. .len = { sizeof(struct iwl_calib_cfg_cmd), },
  252. .data = { &calib_cfg_cmd, },
  253. };
  254. memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd));
  255. calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_INIT_CFG_ALL;
  256. calib_cfg_cmd.ucd_calib_cfg.once.start = IWL_CALIB_INIT_CFG_ALL;
  257. calib_cfg_cmd.ucd_calib_cfg.once.send_res = IWL_CALIB_INIT_CFG_ALL;
  258. calib_cfg_cmd.ucd_calib_cfg.flags =
  259. IWL_CALIB_CFG_FLAG_SEND_COMPLETE_NTFY_MSK;
  260. return iwl_trans_send_cmd(trans, &cmd);
  261. }
  262. int iwlagn_rx_calib_result(struct iwl_priv *priv,
  263. struct iwl_rx_mem_buffer *rxb,
  264. struct iwl_device_cmd *cmd)
  265. {
  266. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  267. struct iwl_calib_hdr *hdr = (struct iwl_calib_hdr *)pkt->u.raw;
  268. int len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  269. /* reduce the size of the length field itself */
  270. len -= 4;
  271. if (iwl_calib_set(priv, hdr, len))
  272. IWL_ERR(priv, "Failed to record calibration data %d\n",
  273. hdr->op_code);
  274. return 0;
  275. }
  276. int iwlagn_init_alive_start(struct iwl_priv *priv)
  277. {
  278. int ret;
  279. if (priv->cfg->bt_params &&
  280. priv->cfg->bt_params->advanced_bt_coexist) {
  281. /*
  282. * Tell uCode we are ready to perform calibration
  283. * need to perform this before any calibration
  284. * no need to close the envlope since we are going
  285. * to load the runtime uCode later.
  286. */
  287. ret = iwl_send_bt_env(trans(priv), IWL_BT_COEX_ENV_OPEN,
  288. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  289. if (ret)
  290. return ret;
  291. }
  292. ret = iwl_send_calib_cfg(trans(priv));
  293. if (ret)
  294. return ret;
  295. /**
  296. * temperature offset calibration is only needed for runtime ucode,
  297. * so prepare the value now.
  298. */
  299. if (priv->cfg->need_temp_offset_calib) {
  300. if (priv->cfg->temp_offset_v2)
  301. return iwl_set_temperature_offset_calib_v2(priv);
  302. else
  303. return iwl_set_temperature_offset_calib(priv);
  304. }
  305. return 0;
  306. }
  307. static int iwl_send_wimax_coex(struct iwl_priv *priv)
  308. {
  309. struct iwl_wimax_coex_cmd coex_cmd;
  310. if (priv->cfg->base_params->support_wimax_coexist) {
  311. /* UnMask wake up src at associated sleep */
  312. coex_cmd.flags = COEX_FLAGS_ASSOC_WA_UNMASK_MSK;
  313. /* UnMask wake up src at unassociated sleep */
  314. coex_cmd.flags |= COEX_FLAGS_UNASSOC_WA_UNMASK_MSK;
  315. memcpy(coex_cmd.sta_prio, cu_priorities,
  316. sizeof(struct iwl_wimax_coex_event_entry) *
  317. COEX_NUM_OF_EVENTS);
  318. /* enabling the coexistence feature */
  319. coex_cmd.flags |= COEX_FLAGS_COEX_ENABLE_MSK;
  320. /* enabling the priorities tables */
  321. coex_cmd.flags |= COEX_FLAGS_STA_TABLE_VALID_MSK;
  322. } else {
  323. /* coexistence is disabled */
  324. memset(&coex_cmd, 0, sizeof(coex_cmd));
  325. }
  326. return iwl_trans_send_cmd_pdu(trans(priv),
  327. COEX_PRIORITY_TABLE_CMD, CMD_SYNC,
  328. sizeof(coex_cmd), &coex_cmd);
  329. }
  330. static const u8 iwl_bt_prio_tbl[BT_COEX_PRIO_TBL_EVT_MAX] = {
  331. ((BT_COEX_PRIO_TBL_PRIO_BYPASS << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  332. (0 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  333. ((BT_COEX_PRIO_TBL_PRIO_BYPASS << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  334. (1 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  335. ((BT_COEX_PRIO_TBL_PRIO_LOW << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  336. (0 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  337. ((BT_COEX_PRIO_TBL_PRIO_LOW << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  338. (1 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  339. ((BT_COEX_PRIO_TBL_PRIO_HIGH << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  340. (0 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  341. ((BT_COEX_PRIO_TBL_PRIO_HIGH << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  342. (1 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  343. ((BT_COEX_PRIO_TBL_PRIO_BYPASS << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  344. (0 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  345. ((BT_COEX_PRIO_TBL_PRIO_COEX_OFF << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  346. (0 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  347. ((BT_COEX_PRIO_TBL_PRIO_COEX_ON << IWL_BT_COEX_PRIO_TBL_PRIO_POS) |
  348. (0 << IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS)),
  349. 0, 0, 0, 0, 0, 0, 0
  350. };
  351. void iwl_send_prio_tbl(struct iwl_trans *trans)
  352. {
  353. struct iwl_bt_coex_prio_table_cmd prio_tbl_cmd;
  354. memcpy(prio_tbl_cmd.prio_tbl, iwl_bt_prio_tbl,
  355. sizeof(iwl_bt_prio_tbl));
  356. if (iwl_trans_send_cmd_pdu(trans,
  357. REPLY_BT_COEX_PRIO_TABLE, CMD_SYNC,
  358. sizeof(prio_tbl_cmd), &prio_tbl_cmd))
  359. IWL_ERR(trans, "failed to send BT prio tbl command\n");
  360. }
  361. int iwl_send_bt_env(struct iwl_trans *trans, u8 action, u8 type)
  362. {
  363. struct iwl_bt_coex_prot_env_cmd env_cmd;
  364. int ret;
  365. env_cmd.action = action;
  366. env_cmd.type = type;
  367. ret = iwl_trans_send_cmd_pdu(trans,
  368. REPLY_BT_COEX_PROT_ENV, CMD_SYNC,
  369. sizeof(env_cmd), &env_cmd);
  370. if (ret)
  371. IWL_ERR(trans, "failed to send BT env command\n");
  372. return ret;
  373. }
  374. static int iwl_alive_notify(struct iwl_priv *priv)
  375. {
  376. struct iwl_rxon_context *ctx;
  377. int ret;
  378. if (!priv->tx_cmd_pool)
  379. priv->tx_cmd_pool =
  380. kmem_cache_create("iwl_dev_cmd",
  381. sizeof(struct iwl_device_cmd),
  382. sizeof(void *), 0, NULL);
  383. if (!priv->tx_cmd_pool)
  384. return -ENOMEM;
  385. iwl_trans_tx_start(trans(priv));
  386. for_each_context(priv, ctx)
  387. ctx->last_tx_rejected = false;
  388. ret = iwl_send_wimax_coex(priv);
  389. if (ret)
  390. return ret;
  391. if (!priv->cfg->no_xtal_calib) {
  392. ret = iwl_set_Xtal_calib(priv);
  393. if (ret)
  394. return ret;
  395. }
  396. return iwl_send_calib_results(priv);
  397. }
  398. /**
  399. * iwl_verify_inst_sparse - verify runtime uCode image in card vs. host,
  400. * using sample data 100 bytes apart. If these sample points are good,
  401. * it's a pretty good bet that everything between them is good, too.
  402. */
  403. static int iwl_verify_inst_sparse(struct iwl_bus *bus,
  404. struct fw_desc *fw_desc)
  405. {
  406. __le32 *image = (__le32 *)fw_desc->v_addr;
  407. u32 len = fw_desc->len;
  408. u32 val;
  409. u32 i;
  410. IWL_DEBUG_FW(bus, "ucode inst image size is %u\n", len);
  411. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  412. /* read data comes through single port, auto-incr addr */
  413. /* NOTE: Use the debugless read so we don't flood kernel log
  414. * if IWL_DL_IO is set */
  415. iwl_write_direct32(bus, HBUS_TARG_MEM_RADDR,
  416. i + IWLAGN_RTC_INST_LOWER_BOUND);
  417. val = iwl_read32(bus, HBUS_TARG_MEM_RDAT);
  418. if (val != le32_to_cpu(*image))
  419. return -EIO;
  420. }
  421. return 0;
  422. }
  423. static void iwl_print_mismatch_inst(struct iwl_bus *bus,
  424. struct fw_desc *fw_desc)
  425. {
  426. __le32 *image = (__le32 *)fw_desc->v_addr;
  427. u32 len = fw_desc->len;
  428. u32 val;
  429. u32 offs;
  430. int errors = 0;
  431. IWL_DEBUG_FW(bus, "ucode inst image size is %u\n", len);
  432. iwl_write_direct32(bus, HBUS_TARG_MEM_RADDR,
  433. IWLAGN_RTC_INST_LOWER_BOUND);
  434. for (offs = 0;
  435. offs < len && errors < 20;
  436. offs += sizeof(u32), image++) {
  437. /* read data comes through single port, auto-incr addr */
  438. val = iwl_read32(bus, HBUS_TARG_MEM_RDAT);
  439. if (val != le32_to_cpu(*image)) {
  440. IWL_ERR(bus, "uCode INST section at "
  441. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  442. offs, val, le32_to_cpu(*image));
  443. errors++;
  444. }
  445. }
  446. }
  447. /**
  448. * iwl_verify_ucode - determine which instruction image is in SRAM,
  449. * and verify its contents
  450. */
  451. static int iwl_verify_ucode(struct iwl_trans *trans,
  452. enum iwl_ucode_type ucode_type)
  453. {
  454. struct fw_img *img = iwl_get_ucode_image(trans, ucode_type);
  455. if (!img) {
  456. IWL_ERR(trans, "Invalid ucode requested (%d)\n", ucode_type);
  457. return -EINVAL;
  458. }
  459. if (!iwl_verify_inst_sparse(bus(trans), &img->code)) {
  460. IWL_DEBUG_FW(trans, "uCode is good in inst SRAM\n");
  461. return 0;
  462. }
  463. IWL_ERR(trans, "UCODE IMAGE IN INSTRUCTION SRAM NOT VALID!!\n");
  464. iwl_print_mismatch_inst(bus(trans), &img->code);
  465. return -EIO;
  466. }
  467. struct iwlagn_alive_data {
  468. bool valid;
  469. u8 subtype;
  470. };
  471. static void iwl_alive_fn(struct iwl_priv *priv,
  472. struct iwl_rx_packet *pkt,
  473. void *data)
  474. {
  475. struct iwlagn_alive_data *alive_data = data;
  476. struct iwl_alive_resp *palive;
  477. palive = &pkt->u.alive_frame;
  478. IWL_DEBUG_FW(priv, "Alive ucode status 0x%08X revision "
  479. "0x%01X 0x%01X\n",
  480. palive->is_valid, palive->ver_type,
  481. palive->ver_subtype);
  482. priv->device_pointers.error_event_table =
  483. le32_to_cpu(palive->error_event_table_ptr);
  484. priv->device_pointers.log_event_table =
  485. le32_to_cpu(palive->log_event_table_ptr);
  486. alive_data->subtype = palive->ver_subtype;
  487. alive_data->valid = palive->is_valid == UCODE_VALID_OK;
  488. }
  489. /* notification wait support */
  490. void iwl_init_notification_wait(struct iwl_shared *shrd,
  491. struct iwl_notification_wait *wait_entry,
  492. u8 cmd,
  493. void (*fn)(struct iwl_priv *priv,
  494. struct iwl_rx_packet *pkt,
  495. void *data),
  496. void *fn_data)
  497. {
  498. wait_entry->fn = fn;
  499. wait_entry->fn_data = fn_data;
  500. wait_entry->cmd = cmd;
  501. wait_entry->triggered = false;
  502. wait_entry->aborted = false;
  503. spin_lock_bh(&shrd->notif_wait_lock);
  504. list_add(&wait_entry->list, &shrd->notif_waits);
  505. spin_unlock_bh(&shrd->notif_wait_lock);
  506. }
  507. int iwl_wait_notification(struct iwl_shared *shrd,
  508. struct iwl_notification_wait *wait_entry,
  509. unsigned long timeout)
  510. {
  511. int ret;
  512. ret = wait_event_timeout(shrd->notif_waitq,
  513. wait_entry->triggered || wait_entry->aborted,
  514. timeout);
  515. spin_lock_bh(&shrd->notif_wait_lock);
  516. list_del(&wait_entry->list);
  517. spin_unlock_bh(&shrd->notif_wait_lock);
  518. if (wait_entry->aborted)
  519. return -EIO;
  520. /* return value is always >= 0 */
  521. if (ret <= 0)
  522. return -ETIMEDOUT;
  523. return 0;
  524. }
  525. void iwl_remove_notification(struct iwl_shared *shrd,
  526. struct iwl_notification_wait *wait_entry)
  527. {
  528. spin_lock_bh(&shrd->notif_wait_lock);
  529. list_del(&wait_entry->list);
  530. spin_unlock_bh(&shrd->notif_wait_lock);
  531. }
  532. void iwl_abort_notification_waits(struct iwl_shared *shrd)
  533. {
  534. unsigned long flags;
  535. struct iwl_notification_wait *wait_entry;
  536. spin_lock_irqsave(&shrd->notif_wait_lock, flags);
  537. list_for_each_entry(wait_entry, &shrd->notif_waits, list)
  538. wait_entry->aborted = true;
  539. spin_unlock_irqrestore(&shrd->notif_wait_lock, flags);
  540. wake_up_all(&shrd->notif_waitq);
  541. }
  542. #define UCODE_ALIVE_TIMEOUT HZ
  543. #define UCODE_CALIB_TIMEOUT (2*HZ)
  544. int iwlagn_load_ucode_wait_alive(struct iwl_priv *priv,
  545. enum iwl_ucode_type ucode_type)
  546. {
  547. struct iwl_notification_wait alive_wait;
  548. struct iwlagn_alive_data alive_data;
  549. struct iwl_trans *trans = trans(priv);
  550. int ret;
  551. enum iwl_ucode_type old_type;
  552. ret = iwl_trans_start_device(trans);
  553. if (ret)
  554. return ret;
  555. iwl_init_notification_wait(trans->shrd, &alive_wait, REPLY_ALIVE,
  556. iwl_alive_fn, &alive_data);
  557. old_type = trans->shrd->ucode_type;
  558. trans->shrd->ucode_type = ucode_type;
  559. ret = iwl_load_given_ucode(trans, ucode_type);
  560. if (ret) {
  561. trans->shrd->ucode_type = old_type;
  562. iwl_remove_notification(trans->shrd, &alive_wait);
  563. return ret;
  564. }
  565. iwl_trans_kick_nic(trans);
  566. /*
  567. * Some things may run in the background now, but we
  568. * just wait for the ALIVE notification here.
  569. */
  570. ret = iwl_wait_notification(trans->shrd, &alive_wait,
  571. UCODE_ALIVE_TIMEOUT);
  572. if (ret) {
  573. trans->shrd->ucode_type = old_type;
  574. return ret;
  575. }
  576. if (!alive_data.valid) {
  577. IWL_ERR(priv, "Loaded ucode is not valid!\n");
  578. trans->shrd->ucode_type = old_type;
  579. return -EIO;
  580. }
  581. /*
  582. * This step takes a long time (60-80ms!!) and
  583. * WoWLAN image should be loaded quickly, so
  584. * skip it for WoWLAN.
  585. */
  586. if (ucode_type != IWL_UCODE_WOWLAN) {
  587. ret = iwl_verify_ucode(trans, ucode_type);
  588. if (ret) {
  589. trans->shrd->ucode_type = old_type;
  590. return ret;
  591. }
  592. /* delay a bit to give rfkill time to run */
  593. msleep(5);
  594. }
  595. ret = iwl_alive_notify(priv);
  596. if (ret) {
  597. IWL_WARN(priv,
  598. "Could not complete ALIVE transition: %d\n", ret);
  599. trans->shrd->ucode_type = old_type;
  600. return ret;
  601. }
  602. return 0;
  603. }
  604. int iwlagn_run_init_ucode(struct iwl_priv *priv)
  605. {
  606. struct iwl_notification_wait calib_wait;
  607. int ret;
  608. lockdep_assert_held(&priv->shrd->mutex);
  609. /* No init ucode required? Curious, but maybe ok */
  610. if (!trans(priv)->ucode_init.code.len)
  611. return 0;
  612. if (priv->shrd->ucode_type != IWL_UCODE_NONE)
  613. return 0;
  614. iwl_init_notification_wait(priv->shrd, &calib_wait,
  615. CALIBRATION_COMPLETE_NOTIFICATION,
  616. NULL, NULL);
  617. /* Will also start the device */
  618. ret = iwlagn_load_ucode_wait_alive(priv, IWL_UCODE_INIT);
  619. if (ret)
  620. goto error;
  621. ret = iwlagn_init_alive_start(priv);
  622. if (ret)
  623. goto error;
  624. /*
  625. * Some things may run in the background now, but we
  626. * just wait for the calibration complete notification.
  627. */
  628. ret = iwl_wait_notification(priv->shrd, &calib_wait,
  629. UCODE_CALIB_TIMEOUT);
  630. goto out;
  631. error:
  632. iwl_remove_notification(priv->shrd, &calib_wait);
  633. out:
  634. /* Whatever happened, stop the device */
  635. iwl_trans_stop_device(trans(priv));
  636. return ret;
  637. }