pci.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158
  1. #ifndef __ASM_SH_PCI_H
  2. #define __ASM_SH_PCI_H
  3. #ifdef __KERNEL__
  4. #include <linux/dma-mapping.h>
  5. /* Can be used to override the logic in pci_scan_bus for skipping
  6. already-configured bus numbers - to be used for buggy BIOSes
  7. or architectures with incomplete PCI setup by the loader */
  8. #define pcibios_assign_all_busses() 1
  9. #define pcibios_scan_all_fns(a, b) 0
  10. /*
  11. * A board can define one or more PCI channels that represent built-in (or
  12. * external) PCI controllers.
  13. */
  14. struct pci_channel {
  15. int (*init)(struct pci_channel *chan);
  16. struct pci_ops *pci_ops;
  17. struct resource *io_resource;
  18. struct resource *mem_resource;
  19. int first_devfn;
  20. int last_devfn;
  21. int enabled;
  22. unsigned long reg_base;
  23. unsigned long io_base;
  24. };
  25. /*
  26. * Each board initializes this array and terminates it with a NULL entry.
  27. */
  28. extern struct pci_channel board_pci_channels[];
  29. /* ugly as hell, but makes drivers/pci/setup-res.c compile and work */
  30. #define __PCI_CHAN(bus) ((struct pci_channel *)bus->sysdata)
  31. #define PCIBIOS_MIN_IO __PCI_CHAN(bus)->io_resource->start
  32. #define PCIBIOS_MIN_MEM __PCI_CHAN(bus)->mem_resource->start
  33. struct pci_dev;
  34. extern void pcibios_set_master(struct pci_dev *dev);
  35. static inline void pcibios_penalize_isa_irq(int irq, int active)
  36. {
  37. /* We don't do dynamic PCI IRQ allocation */
  38. }
  39. /* Dynamic DMA mapping stuff.
  40. * SuperH has everything mapped statically like x86.
  41. */
  42. /* The PCI address space does equal the physical memory
  43. * address space. The networking and block device layers use
  44. * this boolean for bounce buffer decisions.
  45. */
  46. #define PCI_DMA_BUS_IS_PHYS (1)
  47. #include <linux/types.h>
  48. #include <linux/slab.h>
  49. #include <asm/scatterlist.h>
  50. #include <linux/string.h>
  51. #include <asm/io.h>
  52. /* pci_unmap_{single,page} being a nop depends upon the
  53. * configuration.
  54. */
  55. #ifdef CONFIG_SH_PCIDMA_NONCOHERENT
  56. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) \
  57. dma_addr_t ADDR_NAME;
  58. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME) \
  59. __u32 LEN_NAME;
  60. #define pci_unmap_addr(PTR, ADDR_NAME) \
  61. ((PTR)->ADDR_NAME)
  62. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) \
  63. (((PTR)->ADDR_NAME) = (VAL))
  64. #define pci_unmap_len(PTR, LEN_NAME) \
  65. ((PTR)->LEN_NAME)
  66. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) \
  67. (((PTR)->LEN_NAME) = (VAL))
  68. #else
  69. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME)
  70. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME)
  71. #define pci_unmap_addr(PTR, ADDR_NAME) (0)
  72. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) do { } while (0)
  73. #define pci_unmap_len(PTR, LEN_NAME) (0)
  74. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) do { } while (0)
  75. #endif
  76. #ifdef CONFIG_PCI
  77. static inline void pci_dma_burst_advice(struct pci_dev *pdev,
  78. enum pci_dma_burst_strategy *strat,
  79. unsigned long *strategy_parameter)
  80. {
  81. *strat = PCI_DMA_BURST_INFINITY;
  82. *strategy_parameter = ~0UL;
  83. }
  84. static inline int __is_pci_memory(unsigned long phys_addr, unsigned long size)
  85. {
  86. struct pci_channel *p;
  87. struct resource *res;
  88. for (p = board_pci_channels; p->init; p++) {
  89. res = p->mem_resource;
  90. if (p->enabled && (phys_addr >= res->start) &&
  91. (phys_addr + size) <= (res->end + 1))
  92. return 1;
  93. }
  94. return 0;
  95. }
  96. static inline void __iomem *__get_pci_io_base(unsigned long port,
  97. unsigned long size)
  98. {
  99. struct pci_channel *p;
  100. struct resource *res;
  101. for (p = board_pci_channels; p->init; p++) {
  102. res = p->io_resource;
  103. if (p->enabled && (port >= res->start) &&
  104. (port + size) <= (res->end + 1))
  105. return (void __iomem *)(p->io_base + port);
  106. }
  107. return NULL;
  108. }
  109. #else
  110. static inline int __is_pci_memory(unsigned long phys_addr, unsigned long size)
  111. {
  112. return 0;
  113. }
  114. static inline void __iomem *__get_pci_io_base(unsigned long port,
  115. unsigned long size)
  116. {
  117. return NULL;
  118. }
  119. #endif
  120. /* Board-specific fixup routines. */
  121. void pcibios_fixup(void);
  122. int pcibios_init_platform(void);
  123. int pcibios_map_platform_irq(struct pci_dev *dev, u8 slot, u8 pin);
  124. #ifdef CONFIG_PCI_AUTO
  125. int pciauto_assign_resources(int busno, struct pci_channel *hose);
  126. #endif
  127. #endif /* __KERNEL__ */
  128. /* generic pci stuff */
  129. #include <asm-generic/pci.h>
  130. /* generic DMA-mapping stuff */
  131. #include <asm-generic/pci-dma-compat.h>
  132. #endif /* __ASM_SH_PCI_H */