fixups-lboxre2.c 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * arch/sh/drivers/pci/fixups-lboxre2.c
  3. *
  4. * L-BOX RE2 PCI fixups
  5. *
  6. * Copyright (C) 2007 Nobuhiro Iwamatsu
  7. *
  8. * This file is subject to the terms and conditions of the GNU General Public
  9. * License. See the file "COPYING" in the main directory of this archive
  10. * for more details.
  11. */
  12. #include <linux/pci.h>
  13. #include "pci-sh4.h"
  14. #define PCIMCR_MRSET_OFF 0xBFFFFFFF
  15. #define PCIMCR_RFSH_OFF 0xFFFFFFFB
  16. int pci_fixup_pcic(struct pci_channel *chan)
  17. {
  18. unsigned long bcr1, mcr;
  19. bcr1 = ctrl_inl(SH7751_BCR1);
  20. bcr1 |= 0x40080000; /* Enable Bit 19 BREQEN, set PCIC to slave */
  21. pci_write_reg(chan, bcr1, SH4_PCIBCR1);
  22. /* Enable all interrupts, so we known what to fix */
  23. pci_write_reg(chan, 0x0000c3ff, SH4_PCIINTM);
  24. pci_write_reg(chan, 0x0000380f, SH4_PCIAINTM);
  25. pci_write_reg(chan, 0xfb900047, SH7751_PCICONF1);
  26. pci_write_reg(chan, 0xab000001, SH7751_PCICONF4);
  27. mcr = ctrl_inl(SH7751_MCR);
  28. mcr = (mcr & PCIMCR_MRSET_OFF) & PCIMCR_RFSH_OFF;
  29. pci_write_reg(chan, mcr, SH4_PCIMCR);
  30. pci_write_reg(chan, 0x0c000000, SH7751_PCICONF5);
  31. pci_write_reg(chan, 0xd0000000, SH7751_PCICONF6);
  32. pci_write_reg(chan, 0x0c000000, SH4_PCILAR0);
  33. pci_write_reg(chan, 0x00000000, SH4_PCILAR1);
  34. return 0;
  35. }