cplbinit.h 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /*
  2. * File: include/asm-blackfin/cplbinit.h
  3. * Based on:
  4. * Author:
  5. *
  6. * Created:
  7. * Description:
  8. *
  9. * Modified:
  10. * Copyright 2004-2006 Analog Devices Inc.
  11. *
  12. * Bugs: Enter bugs at http://blackfin.uclinux.org/
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2 of the License, or
  17. * (at your option) any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, see the file COPYING, or write
  26. * to the Free Software Foundation, Inc.,
  27. * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  28. */
  29. #ifndef __ASM_CPLBINIT_H__
  30. #define __ASM_CPLBINIT_H__
  31. #include <asm/blackfin.h>
  32. #include <asm/cplb.h>
  33. #include <linux/threads.h>
  34. #ifdef CONFIG_CPLB_SWITCH_TAB_L1
  35. # define PDT_ATTR __attribute__((l1_data))
  36. #else
  37. # define PDT_ATTR
  38. #endif
  39. struct cplb_entry {
  40. unsigned long data, addr;
  41. };
  42. struct cplb_boundary {
  43. unsigned long eaddr; /* End of this region. */
  44. unsigned long data; /* CPLB data value. */
  45. };
  46. extern struct cplb_boundary dcplb_bounds[];
  47. extern struct cplb_boundary icplb_bounds[];
  48. extern int dcplb_nr_bounds, icplb_nr_bounds;
  49. extern struct cplb_entry dcplb_tbl[NR_CPUS][MAX_CPLBS];
  50. extern struct cplb_entry icplb_tbl[NR_CPUS][MAX_CPLBS];
  51. extern int first_switched_icplb;
  52. extern int first_switched_dcplb;
  53. extern int nr_dcplb_miss[], nr_icplb_miss[], nr_icplb_supv_miss[];
  54. extern int nr_dcplb_prot[], nr_cplb_flush[];
  55. #ifdef CONFIG_MPU
  56. extern int first_mask_dcplb;
  57. extern int page_mask_order;
  58. extern int page_mask_nelts;
  59. extern unsigned long *current_rwx_mask[NR_CPUS];
  60. extern void flush_switched_cplbs(unsigned int);
  61. extern void set_mask_dcplbs(unsigned long *, unsigned int);
  62. extern void __noreturn panic_cplb_error(int seqstat, struct pt_regs *);
  63. #endif /* CONFIG_MPU */
  64. extern void bfin_icache_init(struct cplb_entry *icplb_tbl);
  65. extern void bfin_dcache_init(struct cplb_entry *icplb_tbl);
  66. #if defined(CONFIG_BFIN_DCACHE) || defined(CONFIG_BFIN_ICACHE)
  67. extern void generate_cplb_tables_all(void);
  68. extern void generate_cplb_tables_cpu(unsigned int cpu);
  69. #endif
  70. #endif