corgi_ssp.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275
  1. /*
  2. * SSP control code for Sharp Corgi devices
  3. *
  4. * Copyright (c) 2004-2005 Richard Purdie
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/sched.h>
  15. #include <linux/slab.h>
  16. #include <linux/delay.h>
  17. #include <linux/platform_device.h>
  18. #include <mach/hardware.h>
  19. #include <asm/mach-types.h>
  20. #include <mach/ssp.h>
  21. #include <mach/pxa2xx-gpio.h>
  22. #include <mach/regs-ssp.h>
  23. #include "sharpsl.h"
  24. static DEFINE_SPINLOCK(corgi_ssp_lock);
  25. static struct ssp_dev corgi_ssp_dev;
  26. static struct ssp_state corgi_ssp_state;
  27. static struct corgissp_machinfo *ssp_machinfo;
  28. /*
  29. * There are three devices connected to the SSP interface:
  30. * 1. A touchscreen controller (TI ADS7846 compatible)
  31. * 2. An LCD controller (with some Backlight functionality)
  32. * 3. A battery monitoring IC (Maxim MAX1111)
  33. *
  34. * Each device uses a different speed/mode of communication.
  35. *
  36. * The touchscreen is very sensitive and the most frequently used
  37. * so the port is left configured for this.
  38. *
  39. * Devices are selected using Chip Selects on GPIOs.
  40. */
  41. /*
  42. * ADS7846 Routines
  43. */
  44. unsigned long corgi_ssp_ads7846_putget(ulong data)
  45. {
  46. unsigned long flag;
  47. u32 ret = 0;
  48. spin_lock_irqsave(&corgi_ssp_lock, flag);
  49. if (ssp_machinfo->cs_ads7846 >= 0)
  50. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  51. ssp_write_word(&corgi_ssp_dev,data);
  52. ssp_read_word(&corgi_ssp_dev, &ret);
  53. if (ssp_machinfo->cs_ads7846 >= 0)
  54. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  55. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  56. return ret;
  57. }
  58. /*
  59. * NOTE: These functions should always be called in interrupt context
  60. * and use the _lock and _unlock functions. They are very time sensitive.
  61. */
  62. void corgi_ssp_ads7846_lock(void)
  63. {
  64. spin_lock(&corgi_ssp_lock);
  65. if (ssp_machinfo->cs_ads7846 >= 0)
  66. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  67. }
  68. void corgi_ssp_ads7846_unlock(void)
  69. {
  70. if (ssp_machinfo->cs_ads7846 >= 0)
  71. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  72. spin_unlock(&corgi_ssp_lock);
  73. }
  74. void corgi_ssp_ads7846_put(ulong data)
  75. {
  76. ssp_write_word(&corgi_ssp_dev,data);
  77. }
  78. unsigned long corgi_ssp_ads7846_get(void)
  79. {
  80. u32 ret = 0;
  81. ssp_read_word(&corgi_ssp_dev, &ret);
  82. return ret;
  83. }
  84. EXPORT_SYMBOL(corgi_ssp_ads7846_putget);
  85. EXPORT_SYMBOL(corgi_ssp_ads7846_lock);
  86. EXPORT_SYMBOL(corgi_ssp_ads7846_unlock);
  87. EXPORT_SYMBOL(corgi_ssp_ads7846_put);
  88. EXPORT_SYMBOL(corgi_ssp_ads7846_get);
  89. /*
  90. * LCD/Backlight Routines
  91. */
  92. unsigned long corgi_ssp_dac_put(ulong data)
  93. {
  94. unsigned long flag, sscr1 = SSCR1_SPH;
  95. u32 tmp;
  96. spin_lock_irqsave(&corgi_ssp_lock, flag);
  97. if (machine_is_spitz() || machine_is_akita() || machine_is_borzoi())
  98. sscr1 = 0;
  99. ssp_disable(&corgi_ssp_dev);
  100. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), sscr1, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_lcdcon));
  101. ssp_enable(&corgi_ssp_dev);
  102. if (ssp_machinfo->cs_lcdcon >= 0)
  103. GPCR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  104. ssp_write_word(&corgi_ssp_dev,data);
  105. /* Read null data back from device to prevent SSP overflow */
  106. ssp_read_word(&corgi_ssp_dev, &tmp);
  107. if (ssp_machinfo->cs_lcdcon >= 0)
  108. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  109. ssp_disable(&corgi_ssp_dev);
  110. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  111. ssp_enable(&corgi_ssp_dev);
  112. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  113. return 0;
  114. }
  115. void corgi_ssp_lcdtg_send(u8 adrs, u8 data)
  116. {
  117. corgi_ssp_dac_put(((adrs & 0x07) << 5) | (data & 0x1f));
  118. }
  119. void corgi_ssp_blduty_set(int duty)
  120. {
  121. corgi_ssp_lcdtg_send(0x02,duty);
  122. }
  123. EXPORT_SYMBOL(corgi_ssp_lcdtg_send);
  124. EXPORT_SYMBOL(corgi_ssp_blduty_set);
  125. /*
  126. * Max1111 Routines
  127. */
  128. int corgi_ssp_max1111_get(ulong data)
  129. {
  130. unsigned long flag;
  131. long voltage = 0, voltage1 = 0, voltage2 = 0;
  132. spin_lock_irqsave(&corgi_ssp_lock, flag);
  133. if (ssp_machinfo->cs_max1111 >= 0)
  134. GPCR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  135. ssp_disable(&corgi_ssp_dev);
  136. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_max1111));
  137. ssp_enable(&corgi_ssp_dev);
  138. udelay(1);
  139. /* TB1/RB1 */
  140. ssp_write_word(&corgi_ssp_dev,data);
  141. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1); /* null read */
  142. /* TB12/RB2 */
  143. ssp_write_word(&corgi_ssp_dev,0);
  144. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1);
  145. /* TB13/RB3*/
  146. ssp_write_word(&corgi_ssp_dev,0);
  147. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage2);
  148. ssp_disable(&corgi_ssp_dev);
  149. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  150. ssp_enable(&corgi_ssp_dev);
  151. if (ssp_machinfo->cs_max1111 >= 0)
  152. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  153. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  154. if (voltage1 & 0xc0 || voltage2 & 0x3f)
  155. voltage = -1;
  156. else
  157. voltage = ((voltage1 << 2) & 0xfc) | ((voltage2 >> 6) & 0x03);
  158. return voltage;
  159. }
  160. EXPORT_SYMBOL(corgi_ssp_max1111_get);
  161. /*
  162. * Support Routines
  163. */
  164. void __init corgi_ssp_set_machinfo(struct corgissp_machinfo *machinfo)
  165. {
  166. ssp_machinfo = machinfo;
  167. }
  168. static int __init corgi_ssp_probe(struct platform_device *dev)
  169. {
  170. int ret;
  171. /* Chip Select - Disable All */
  172. if (ssp_machinfo->cs_lcdcon >= 0)
  173. pxa_gpio_mode(ssp_machinfo->cs_lcdcon | GPIO_OUT | GPIO_DFLT_HIGH);
  174. if (ssp_machinfo->cs_max1111 >= 0)
  175. pxa_gpio_mode(ssp_machinfo->cs_max1111 | GPIO_OUT | GPIO_DFLT_HIGH);
  176. if (ssp_machinfo->cs_ads7846 >= 0)
  177. pxa_gpio_mode(ssp_machinfo->cs_ads7846 | GPIO_OUT | GPIO_DFLT_HIGH);
  178. ret = ssp_init(&corgi_ssp_dev, ssp_machinfo->port, 0);
  179. if (ret)
  180. printk(KERN_ERR "Unable to register SSP handler!\n");
  181. else {
  182. ssp_disable(&corgi_ssp_dev);
  183. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  184. ssp_enable(&corgi_ssp_dev);
  185. }
  186. return ret;
  187. }
  188. static int corgi_ssp_remove(struct platform_device *dev)
  189. {
  190. ssp_exit(&corgi_ssp_dev);
  191. return 0;
  192. }
  193. static int corgi_ssp_suspend(struct platform_device *dev, pm_message_t state)
  194. {
  195. ssp_flush(&corgi_ssp_dev);
  196. ssp_save_state(&corgi_ssp_dev,&corgi_ssp_state);
  197. return 0;
  198. }
  199. static int corgi_ssp_resume(struct platform_device *dev)
  200. {
  201. if (ssp_machinfo->cs_lcdcon >= 0)
  202. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
  203. if (ssp_machinfo->cs_max1111 >= 0)
  204. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
  205. if (ssp_machinfo->cs_ads7846 >= 0)
  206. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
  207. ssp_restore_state(&corgi_ssp_dev,&corgi_ssp_state);
  208. ssp_enable(&corgi_ssp_dev);
  209. return 0;
  210. }
  211. static struct platform_driver corgissp_driver = {
  212. .probe = corgi_ssp_probe,
  213. .remove = corgi_ssp_remove,
  214. .suspend = corgi_ssp_suspend,
  215. .resume = corgi_ssp_resume,
  216. .driver = {
  217. .name = "corgi-ssp",
  218. },
  219. };
  220. int __init corgi_ssp_init(void)
  221. {
  222. return platform_driver_register(&corgissp_driver);
  223. }
  224. arch_initcall(corgi_ssp_init);