drm_edid.c 39 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191
  1. /*
  2. * Copyright (c) 2006 Luc Verhaegen (quirks list)
  3. * Copyright (c) 2007-2008 Intel Corporation
  4. * Jesse Barnes <jesse.barnes@intel.com>
  5. *
  6. * DDC probing routines (drm_ddc_read & drm_do_probe_ddc_edid) originally from
  7. * FB layer.
  8. * Copyright (C) 2006 Dennis Munsie <dmunsie@cecropia.com>
  9. *
  10. * Permission is hereby granted, free of charge, to any person obtaining a
  11. * copy of this software and associated documentation files (the "Software"),
  12. * to deal in the Software without restriction, including without limitation
  13. * the rights to use, copy, modify, merge, publish, distribute, sub license,
  14. * and/or sell copies of the Software, and to permit persons to whom the
  15. * Software is furnished to do so, subject to the following conditions:
  16. *
  17. * The above copyright notice and this permission notice (including the
  18. * next paragraph) shall be included in all copies or substantial portions
  19. * of the Software.
  20. *
  21. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  22. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  23. * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
  24. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  25. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  26. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  27. * DEALINGS IN THE SOFTWARE.
  28. */
  29. #include <linux/kernel.h>
  30. #include <linux/i2c.h>
  31. #include <linux/i2c-algo-bit.h>
  32. #include "drmP.h"
  33. #include "drm_edid.h"
  34. /*
  35. * TODO:
  36. * - support EDID 1.4 (incl. CE blocks)
  37. */
  38. /*
  39. * EDID blocks out in the wild have a variety of bugs, try to collect
  40. * them here (note that userspace may work around broken monitors first,
  41. * but fixes should make their way here so that the kernel "just works"
  42. * on as many displays as possible).
  43. */
  44. /* First detailed mode wrong, use largest 60Hz mode */
  45. #define EDID_QUIRK_PREFER_LARGE_60 (1 << 0)
  46. /* Reported 135MHz pixel clock is too high, needs adjustment */
  47. #define EDID_QUIRK_135_CLOCK_TOO_HIGH (1 << 1)
  48. /* Prefer the largest mode at 75 Hz */
  49. #define EDID_QUIRK_PREFER_LARGE_75 (1 << 2)
  50. /* Detail timing is in cm not mm */
  51. #define EDID_QUIRK_DETAILED_IN_CM (1 << 3)
  52. /* Detailed timing descriptors have bogus size values, so just take the
  53. * maximum size and use that.
  54. */
  55. #define EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE (1 << 4)
  56. /* Monitor forgot to set the first detailed is preferred bit. */
  57. #define EDID_QUIRK_FIRST_DETAILED_PREFERRED (1 << 5)
  58. /* use +hsync +vsync for detailed mode */
  59. #define EDID_QUIRK_DETAILED_SYNC_PP (1 << 6)
  60. /* define the number of Extension EDID block */
  61. #define MAX_EDID_EXT_NUM 4
  62. #define LEVEL_DMT 0
  63. #define LEVEL_GTF 1
  64. #define LEVEL_CVT 2
  65. static struct edid_quirk {
  66. char *vendor;
  67. int product_id;
  68. u32 quirks;
  69. } edid_quirk_list[] = {
  70. /* Acer AL1706 */
  71. { "ACR", 44358, EDID_QUIRK_PREFER_LARGE_60 },
  72. /* Acer F51 */
  73. { "API", 0x7602, EDID_QUIRK_PREFER_LARGE_60 },
  74. /* Unknown Acer */
  75. { "ACR", 2423, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
  76. /* Belinea 10 15 55 */
  77. { "MAX", 1516, EDID_QUIRK_PREFER_LARGE_60 },
  78. { "MAX", 0x77e, EDID_QUIRK_PREFER_LARGE_60 },
  79. /* Envision Peripherals, Inc. EN-7100e */
  80. { "EPI", 59264, EDID_QUIRK_135_CLOCK_TOO_HIGH },
  81. /* Funai Electronics PM36B */
  82. { "FCM", 13600, EDID_QUIRK_PREFER_LARGE_75 |
  83. EDID_QUIRK_DETAILED_IN_CM },
  84. /* LG Philips LCD LP154W01-A5 */
  85. { "LPL", 0, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
  86. { "LPL", 0x2a00, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
  87. /* Philips 107p5 CRT */
  88. { "PHL", 57364, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
  89. /* Proview AY765C */
  90. { "PTS", 765, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
  91. /* Samsung SyncMaster 205BW. Note: irony */
  92. { "SAM", 541, EDID_QUIRK_DETAILED_SYNC_PP },
  93. /* Samsung SyncMaster 22[5-6]BW */
  94. { "SAM", 596, EDID_QUIRK_PREFER_LARGE_60 },
  95. { "SAM", 638, EDID_QUIRK_PREFER_LARGE_60 },
  96. };
  97. /* Valid EDID header has these bytes */
  98. static u8 edid_header[] = { 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00 };
  99. /**
  100. * edid_is_valid - sanity check EDID data
  101. * @edid: EDID data
  102. *
  103. * Sanity check the EDID block by looking at the header, the version number
  104. * and the checksum. Return 0 if the EDID doesn't check out, or 1 if it's
  105. * valid.
  106. */
  107. static bool edid_is_valid(struct edid *edid)
  108. {
  109. int i;
  110. u8 csum = 0;
  111. u8 *raw_edid = (u8 *)edid;
  112. if (memcmp(edid->header, edid_header, sizeof(edid_header)))
  113. goto bad;
  114. if (edid->version != 1) {
  115. DRM_ERROR("EDID has major version %d, instead of 1\n", edid->version);
  116. goto bad;
  117. }
  118. if (edid->revision > 4)
  119. DRM_DEBUG("EDID minor > 4, assuming backward compatibility\n");
  120. for (i = 0; i < EDID_LENGTH; i++)
  121. csum += raw_edid[i];
  122. if (csum) {
  123. DRM_ERROR("EDID checksum is invalid, remainder is %d\n", csum);
  124. goto bad;
  125. }
  126. return 1;
  127. bad:
  128. if (raw_edid) {
  129. DRM_ERROR("Raw EDID:\n");
  130. print_hex_dump_bytes(KERN_ERR, DUMP_PREFIX_NONE, raw_edid, EDID_LENGTH);
  131. printk("\n");
  132. }
  133. return 0;
  134. }
  135. /**
  136. * edid_vendor - match a string against EDID's obfuscated vendor field
  137. * @edid: EDID to match
  138. * @vendor: vendor string
  139. *
  140. * Returns true if @vendor is in @edid, false otherwise
  141. */
  142. static bool edid_vendor(struct edid *edid, char *vendor)
  143. {
  144. char edid_vendor[3];
  145. edid_vendor[0] = ((edid->mfg_id[0] & 0x7c) >> 2) + '@';
  146. edid_vendor[1] = (((edid->mfg_id[0] & 0x3) << 3) |
  147. ((edid->mfg_id[1] & 0xe0) >> 5)) + '@';
  148. edid_vendor[2] = (edid->mfg_id[1] & 0x1f) + '@';
  149. return !strncmp(edid_vendor, vendor, 3);
  150. }
  151. /**
  152. * edid_get_quirks - return quirk flags for a given EDID
  153. * @edid: EDID to process
  154. *
  155. * This tells subsequent routines what fixes they need to apply.
  156. */
  157. static u32 edid_get_quirks(struct edid *edid)
  158. {
  159. struct edid_quirk *quirk;
  160. int i;
  161. for (i = 0; i < ARRAY_SIZE(edid_quirk_list); i++) {
  162. quirk = &edid_quirk_list[i];
  163. if (edid_vendor(edid, quirk->vendor) &&
  164. (EDID_PRODUCT_ID(edid) == quirk->product_id))
  165. return quirk->quirks;
  166. }
  167. return 0;
  168. }
  169. #define MODE_SIZE(m) ((m)->hdisplay * (m)->vdisplay)
  170. #define MODE_REFRESH_DIFF(m,r) (abs((m)->vrefresh - target_refresh))
  171. /**
  172. * edid_fixup_preferred - set preferred modes based on quirk list
  173. * @connector: has mode list to fix up
  174. * @quirks: quirks list
  175. *
  176. * Walk the mode list for @connector, clearing the preferred status
  177. * on existing modes and setting it anew for the right mode ala @quirks.
  178. */
  179. static void edid_fixup_preferred(struct drm_connector *connector,
  180. u32 quirks)
  181. {
  182. struct drm_display_mode *t, *cur_mode, *preferred_mode;
  183. int target_refresh = 0;
  184. if (list_empty(&connector->probed_modes))
  185. return;
  186. if (quirks & EDID_QUIRK_PREFER_LARGE_60)
  187. target_refresh = 60;
  188. if (quirks & EDID_QUIRK_PREFER_LARGE_75)
  189. target_refresh = 75;
  190. preferred_mode = list_first_entry(&connector->probed_modes,
  191. struct drm_display_mode, head);
  192. list_for_each_entry_safe(cur_mode, t, &connector->probed_modes, head) {
  193. cur_mode->type &= ~DRM_MODE_TYPE_PREFERRED;
  194. if (cur_mode == preferred_mode)
  195. continue;
  196. /* Largest mode is preferred */
  197. if (MODE_SIZE(cur_mode) > MODE_SIZE(preferred_mode))
  198. preferred_mode = cur_mode;
  199. /* At a given size, try to get closest to target refresh */
  200. if ((MODE_SIZE(cur_mode) == MODE_SIZE(preferred_mode)) &&
  201. MODE_REFRESH_DIFF(cur_mode, target_refresh) <
  202. MODE_REFRESH_DIFF(preferred_mode, target_refresh)) {
  203. preferred_mode = cur_mode;
  204. }
  205. }
  206. preferred_mode->type |= DRM_MODE_TYPE_PREFERRED;
  207. }
  208. /*
  209. * Add the Autogenerated from the DMT spec.
  210. * This table is copied from xfree86/modes/xf86EdidModes.c.
  211. * But the mode with Reduced blank feature is deleted.
  212. */
  213. static struct drm_display_mode drm_dmt_modes[] = {
  214. /* 640x350@85Hz */
  215. { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 31500, 640, 672,
  216. 736, 832, 0, 350, 382, 385, 445, 0,
  217. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
  218. /* 640x400@85Hz */
  219. { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 31500, 640, 672,
  220. 736, 832, 0, 400, 401, 404, 445, 0,
  221. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  222. /* 720x400@85Hz */
  223. { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 756,
  224. 828, 936, 0, 400, 401, 404, 446, 0,
  225. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  226. /* 640x480@60Hz */
  227. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656,
  228. 752, 800, 0, 480, 489, 492, 525, 0,
  229. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
  230. /* 640x480@72Hz */
  231. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664,
  232. 704, 832, 0, 480, 489, 492, 520, 0,
  233. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
  234. /* 640x480@75Hz */
  235. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656,
  236. 720, 840, 0, 480, 481, 484, 500, 0,
  237. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
  238. /* 640x480@85Hz */
  239. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 36000, 640, 696,
  240. 752, 832, 0, 480, 481, 484, 509, 0,
  241. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
  242. /* 800x600@56Hz */
  243. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824,
  244. 896, 1024, 0, 600, 601, 603, 625, 0,
  245. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  246. /* 800x600@60Hz */
  247. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840,
  248. 968, 1056, 0, 600, 601, 605, 628, 0,
  249. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  250. /* 800x600@72Hz */
  251. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856,
  252. 976, 1040, 0, 600, 637, 643, 666, 0,
  253. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  254. /* 800x600@75Hz */
  255. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816,
  256. 896, 1056, 0, 600, 601, 604, 625, 0,
  257. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  258. /* 800x600@85Hz */
  259. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 56250, 800, 832,
  260. 896, 1048, 0, 600, 601, 604, 631, 0,
  261. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  262. /* 848x480@60Hz */
  263. { DRM_MODE("848x480", DRM_MODE_TYPE_DRIVER, 33750, 848, 864,
  264. 976, 1088, 0, 480, 486, 494, 517, 0,
  265. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  266. /* 1024x768@43Hz, interlace */
  267. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 44900, 1024, 1032,
  268. 1208, 1264, 0, 768, 768, 772, 817, 0,
  269. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
  270. DRM_MODE_FLAG_INTERLACE) },
  271. /* 1024x768@60Hz */
  272. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048,
  273. 1184, 1344, 0, 768, 771, 777, 806, 0,
  274. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
  275. /* 1024x768@70Hz */
  276. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048,
  277. 1184, 1328, 0, 768, 771, 777, 806, 0,
  278. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
  279. /* 1024x768@75Hz */
  280. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78750, 1024, 1040,
  281. 1136, 1312, 0, 768, 769, 772, 800, 0,
  282. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  283. /* 1024x768@85Hz */
  284. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 94500, 1024, 1072,
  285. 1072, 1376, 0, 768, 769, 772, 808, 0,
  286. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  287. /* 1152x864@75Hz */
  288. { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216,
  289. 1344, 1600, 0, 864, 865, 868, 900, 0,
  290. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  291. /* 1280x768@60Hz */
  292. { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 79500, 1280, 1344,
  293. 1472, 1664, 0, 768, 771, 778, 798, 0,
  294. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  295. /* 1280x768@75Hz */
  296. { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 102250, 1280, 1360,
  297. 1488, 1696, 0, 768, 771, 778, 805, 0,
  298. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
  299. /* 1280x768@85Hz */
  300. { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 117500, 1280, 1360,
  301. 1496, 1712, 0, 768, 771, 778, 809, 0,
  302. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  303. /* 1280x800@60Hz */
  304. { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 83500, 1280, 1352,
  305. 1480, 1680, 0, 800, 803, 809, 831, 0,
  306. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
  307. /* 1280x800@75Hz */
  308. { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 106500, 1280, 1360,
  309. 1488, 1696, 0, 800, 803, 809, 838, 0,
  310. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  311. /* 1280x800@85Hz */
  312. { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 122500, 1280, 1360,
  313. 1496, 1712, 0, 800, 803, 809, 843, 0,
  314. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  315. /* 1280x960@60Hz */
  316. { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1376,
  317. 1488, 1800, 0, 960, 961, 964, 1000, 0,
  318. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  319. /* 1280x960@85Hz */
  320. { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1344,
  321. 1504, 1728, 0, 960, 961, 964, 1011, 0,
  322. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  323. /* 1280x1024@60Hz */
  324. { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1328,
  325. 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
  326. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  327. /* 1280x1024@75Hz */
  328. { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296,
  329. 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
  330. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  331. /* 1280x1024@85Hz */
  332. { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 157500, 1280, 1344,
  333. 1504, 1728, 0, 1024, 1025, 1028, 1072, 0,
  334. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  335. /* 1360x768@60Hz */
  336. { DRM_MODE("1360x768", DRM_MODE_TYPE_DRIVER, 85500, 1360, 1424,
  337. 1536, 1792, 0, 768, 771, 777, 795, 0,
  338. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  339. /* 1440x1050@60Hz */
  340. { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 121750, 1400, 1488,
  341. 1632, 1864, 0, 1050, 1053, 1057, 1089, 0,
  342. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  343. /* 1440x1050@75Hz */
  344. { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 156000, 1400, 1504,
  345. 1648, 1896, 0, 1050, 1053, 1057, 1099, 0,
  346. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  347. /* 1440x1050@85Hz */
  348. { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 179500, 1400, 1504,
  349. 1656, 1912, 0, 1050, 1053, 1057, 1105, 0,
  350. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  351. /* 1440x900@60Hz */
  352. { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 106500, 1440, 1520,
  353. 1672, 1904, 0, 900, 903, 909, 934, 0,
  354. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  355. /* 1440x900@75Hz */
  356. { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 136750, 1440, 1536,
  357. 1688, 1936, 0, 900, 903, 909, 942, 0,
  358. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  359. /* 1440x900@85Hz */
  360. { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 157000, 1440, 1544,
  361. 1696, 1952, 0, 900, 903, 909, 948, 0,
  362. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  363. /* 1600x1200@60Hz */
  364. { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 162000, 1600, 1664,
  365. 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
  366. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  367. /* 1600x1200@65Hz */
  368. { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 175500, 1600, 1664,
  369. 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
  370. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  371. /* 1600x1200@70Hz */
  372. { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 189000, 1600, 1664,
  373. 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
  374. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  375. /* 1600x1200@75Hz */
  376. { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 2025000, 1600, 1664,
  377. 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
  378. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  379. /* 1600x1200@85Hz */
  380. { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 229500, 1600, 1664,
  381. 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
  382. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  383. /* 1680x1050@60Hz */
  384. { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 146250, 1680, 1784,
  385. 1960, 2240, 0, 1050, 1053, 1059, 1089, 0,
  386. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  387. /* 1680x1050@75Hz */
  388. { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 187000, 1680, 1800,
  389. 1976, 2272, 0, 1050, 1053, 1059, 1099, 0,
  390. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  391. /* 1680x1050@85Hz */
  392. { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 214750, 1680, 1808,
  393. 1984, 2288, 0, 1050, 1053, 1059, 1105, 0,
  394. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  395. /* 1792x1344@60Hz */
  396. { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 204750, 1792, 1920,
  397. 2120, 2448, 0, 1344, 1345, 1348, 1394, 0,
  398. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  399. /* 1729x1344@75Hz */
  400. { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 261000, 1792, 1888,
  401. 2104, 2456, 0, 1344, 1345, 1348, 1417, 0,
  402. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  403. /* 1853x1392@60Hz */
  404. { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 218250, 1856, 1952,
  405. 2176, 2528, 0, 1392, 1393, 1396, 1439, 0,
  406. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  407. /* 1856x1392@75Hz */
  408. { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 288000, 1856, 1984,
  409. 2208, 2560, 0, 1392, 1395, 1399, 1500, 0,
  410. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  411. /* 1920x1200@60Hz */
  412. { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 193250, 1920, 2056,
  413. 2256, 2592, 0, 1200, 1203, 1209, 1245, 0,
  414. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  415. /* 1920x1200@75Hz */
  416. { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 245250, 1920, 2056,
  417. 2264, 2608, 0, 1200, 1203, 1209, 1255, 0,
  418. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  419. /* 1920x1200@85Hz */
  420. { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 281250, 1920, 2064,
  421. 2272, 2624, 0, 1200, 1203, 1209, 1262, 0,
  422. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  423. /* 1920x1440@60Hz */
  424. { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 234000, 1920, 2048,
  425. 2256, 2600, 0, 1440, 1441, 1444, 1500, 0,
  426. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  427. /* 1920x1440@75Hz */
  428. { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2064,
  429. 2288, 2640, 0, 1440, 1441, 1444, 1500, 0,
  430. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  431. /* 2560x1600@60Hz */
  432. { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 348500, 2560, 2752,
  433. 3032, 3504, 0, 1600, 1603, 1609, 1658, 0,
  434. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  435. /* 2560x1600@75HZ */
  436. { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 443250, 2560, 2768,
  437. 3048, 3536, 0, 1600, 1603, 1609, 1672, 0,
  438. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  439. /* 2560x1600@85HZ */
  440. { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 505250, 2560, 2768,
  441. 3048, 3536, 0, 1600, 1603, 1609, 1682, 0,
  442. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
  443. };
  444. /**
  445. * drm_mode_std - convert standard mode info (width, height, refresh) into mode
  446. * @t: standard timing params
  447. * @timing_level: standard timing level
  448. *
  449. * Take the standard timing params (in this case width, aspect, and refresh)
  450. * and convert them into a real mode using CVT/GTF/DMT.
  451. *
  452. * Punts for now, but should eventually use the FB layer's CVT based mode
  453. * generation code.
  454. */
  455. struct drm_display_mode *drm_mode_std(struct drm_device *dev,
  456. struct std_timing *t,
  457. int timing_level)
  458. {
  459. struct drm_display_mode *mode;
  460. int hsize, vsize;
  461. int vrefresh_rate;
  462. unsigned aspect_ratio = (t->vfreq_aspect & EDID_TIMING_ASPECT_MASK)
  463. >> EDID_TIMING_ASPECT_SHIFT;
  464. unsigned vfreq = (t->vfreq_aspect & EDID_TIMING_VFREQ_MASK)
  465. >> EDID_TIMING_VFREQ_SHIFT;
  466. /* According to the EDID spec, the hdisplay = hsize * 8 + 248 */
  467. hsize = t->hsize * 8 + 248;
  468. /* vrefresh_rate = vfreq + 60 */
  469. vrefresh_rate = vfreq + 60;
  470. /* the vdisplay is calculated based on the aspect ratio */
  471. if (aspect_ratio == 0)
  472. vsize = (hsize * 10) / 16;
  473. else if (aspect_ratio == 1)
  474. vsize = (hsize * 3) / 4;
  475. else if (aspect_ratio == 2)
  476. vsize = (hsize * 4) / 5;
  477. else
  478. vsize = (hsize * 9) / 16;
  479. mode = NULL;
  480. switch (timing_level) {
  481. case LEVEL_DMT:
  482. mode = drm_mode_create(dev);
  483. if (mode) {
  484. mode->hdisplay = hsize;
  485. mode->vdisplay = vsize;
  486. drm_mode_set_name(mode);
  487. }
  488. break;
  489. case LEVEL_GTF:
  490. mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
  491. break;
  492. case LEVEL_CVT:
  493. mode = drm_cvt_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
  494. break;
  495. }
  496. return mode;
  497. }
  498. /**
  499. * drm_mode_detailed - create a new mode from an EDID detailed timing section
  500. * @dev: DRM device (needed to create new mode)
  501. * @edid: EDID block
  502. * @timing: EDID detailed timing info
  503. * @quirks: quirks to apply
  504. *
  505. * An EDID detailed timing block contains enough info for us to create and
  506. * return a new struct drm_display_mode.
  507. */
  508. static struct drm_display_mode *drm_mode_detailed(struct drm_device *dev,
  509. struct edid *edid,
  510. struct detailed_timing *timing,
  511. u32 quirks)
  512. {
  513. struct drm_display_mode *mode;
  514. struct detailed_pixel_timing *pt = &timing->data.pixel_data;
  515. unsigned hactive = (pt->hactive_hblank_hi & 0xf0) << 4 | pt->hactive_lo;
  516. unsigned vactive = (pt->vactive_vblank_hi & 0xf0) << 4 | pt->vactive_lo;
  517. unsigned hblank = (pt->hactive_hblank_hi & 0xf) << 8 | pt->hblank_lo;
  518. unsigned vblank = (pt->vactive_vblank_hi & 0xf) << 8 | pt->vblank_lo;
  519. unsigned hsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc0) << 2 | pt->hsync_offset_lo;
  520. unsigned hsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x30) << 4 | pt->hsync_pulse_width_lo;
  521. unsigned vsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc) >> 2 | pt->vsync_offset_pulse_width_lo >> 4;
  522. unsigned vsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x3) << 4 | (pt->vsync_offset_pulse_width_lo & 0xf);
  523. /* ignore tiny modes */
  524. if (hactive < 64 || vactive < 64)
  525. return NULL;
  526. if (pt->misc & DRM_EDID_PT_STEREO) {
  527. printk(KERN_WARNING "stereo mode not supported\n");
  528. return NULL;
  529. }
  530. if (!(pt->misc & DRM_EDID_PT_SEPARATE_SYNC)) {
  531. printk(KERN_WARNING "integrated sync not supported\n");
  532. return NULL;
  533. }
  534. mode = drm_mode_create(dev);
  535. if (!mode)
  536. return NULL;
  537. mode->type = DRM_MODE_TYPE_DRIVER;
  538. if (quirks & EDID_QUIRK_135_CLOCK_TOO_HIGH)
  539. timing->pixel_clock = cpu_to_le16(1088);
  540. mode->clock = le16_to_cpu(timing->pixel_clock) * 10;
  541. mode->hdisplay = hactive;
  542. mode->hsync_start = mode->hdisplay + hsync_offset;
  543. mode->hsync_end = mode->hsync_start + hsync_pulse_width;
  544. mode->htotal = mode->hdisplay + hblank;
  545. mode->vdisplay = vactive;
  546. mode->vsync_start = mode->vdisplay + vsync_offset;
  547. mode->vsync_end = mode->vsync_start + vsync_pulse_width;
  548. mode->vtotal = mode->vdisplay + vblank;
  549. drm_mode_set_name(mode);
  550. if (pt->misc & DRM_EDID_PT_INTERLACED)
  551. mode->flags |= DRM_MODE_FLAG_INTERLACE;
  552. if (quirks & EDID_QUIRK_DETAILED_SYNC_PP) {
  553. pt->misc |= DRM_EDID_PT_HSYNC_POSITIVE | DRM_EDID_PT_VSYNC_POSITIVE;
  554. }
  555. mode->flags |= (pt->misc & DRM_EDID_PT_HSYNC_POSITIVE) ?
  556. DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC;
  557. mode->flags |= (pt->misc & DRM_EDID_PT_VSYNC_POSITIVE) ?
  558. DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC;
  559. mode->width_mm = pt->width_mm_lo | (pt->width_height_mm_hi & 0xf0) << 4;
  560. mode->height_mm = pt->height_mm_lo | (pt->width_height_mm_hi & 0xf) << 8;
  561. if (quirks & EDID_QUIRK_DETAILED_IN_CM) {
  562. mode->width_mm *= 10;
  563. mode->height_mm *= 10;
  564. }
  565. if (quirks & EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE) {
  566. mode->width_mm = edid->width_cm * 10;
  567. mode->height_mm = edid->height_cm * 10;
  568. }
  569. return mode;
  570. }
  571. /*
  572. * Detailed mode info for the EDID "established modes" data to use.
  573. */
  574. static struct drm_display_mode edid_est_modes[] = {
  575. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840,
  576. 968, 1056, 0, 600, 601, 605, 628, 0,
  577. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@60Hz */
  578. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824,
  579. 896, 1024, 0, 600, 601, 603, 625, 0,
  580. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@56Hz */
  581. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656,
  582. 720, 840, 0, 480, 481, 484, 500, 0,
  583. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@75Hz */
  584. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664,
  585. 704, 832, 0, 480, 489, 491, 520, 0,
  586. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@72Hz */
  587. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 30240, 640, 704,
  588. 768, 864, 0, 480, 483, 486, 525, 0,
  589. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@67Hz */
  590. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25200, 640, 656,
  591. 752, 800, 0, 480, 490, 492, 525, 0,
  592. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@60Hz */
  593. { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 738,
  594. 846, 900, 0, 400, 421, 423, 449, 0,
  595. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 720x400@88Hz */
  596. { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 28320, 720, 738,
  597. 846, 900, 0, 400, 412, 414, 449, 0,
  598. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 720x400@70Hz */
  599. { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296,
  600. 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
  601. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1280x1024@75Hz */
  602. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78800, 1024, 1040,
  603. 1136, 1312, 0, 768, 769, 772, 800, 0,
  604. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1024x768@75Hz */
  605. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048,
  606. 1184, 1328, 0, 768, 771, 777, 806, 0,
  607. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@70Hz */
  608. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048,
  609. 1184, 1344, 0, 768, 771, 777, 806, 0,
  610. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@60Hz */
  611. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER,44900, 1024, 1032,
  612. 1208, 1264, 0, 768, 768, 776, 817, 0,
  613. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_INTERLACE) }, /* 1024x768@43Hz */
  614. { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 57284, 832, 864,
  615. 928, 1152, 0, 624, 625, 628, 667, 0,
  616. DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 832x624@75Hz */
  617. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816,
  618. 896, 1056, 0, 600, 601, 604, 625, 0,
  619. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@75Hz */
  620. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856,
  621. 976, 1040, 0, 600, 637, 643, 666, 0,
  622. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@72Hz */
  623. { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216,
  624. 1344, 1600, 0, 864, 865, 868, 900, 0,
  625. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1152x864@75Hz */
  626. };
  627. #define EDID_EST_TIMINGS 16
  628. #define EDID_STD_TIMINGS 8
  629. #define EDID_DETAILED_TIMINGS 4
  630. /**
  631. * add_established_modes - get est. modes from EDID and add them
  632. * @edid: EDID block to scan
  633. *
  634. * Each EDID block contains a bitmap of the supported "established modes" list
  635. * (defined above). Tease them out and add them to the global modes list.
  636. */
  637. static int add_established_modes(struct drm_connector *connector, struct edid *edid)
  638. {
  639. struct drm_device *dev = connector->dev;
  640. unsigned long est_bits = edid->established_timings.t1 |
  641. (edid->established_timings.t2 << 8) |
  642. ((edid->established_timings.mfg_rsvd & 0x80) << 9);
  643. int i, modes = 0;
  644. for (i = 0; i <= EDID_EST_TIMINGS; i++)
  645. if (est_bits & (1<<i)) {
  646. struct drm_display_mode *newmode;
  647. newmode = drm_mode_duplicate(dev, &edid_est_modes[i]);
  648. if (newmode) {
  649. drm_mode_probed_add(connector, newmode);
  650. modes++;
  651. }
  652. }
  653. return modes;
  654. }
  655. /**
  656. * stanard_timing_level - get std. timing level(CVT/GTF/DMT)
  657. * @edid: EDID block to scan
  658. */
  659. static int standard_timing_level(struct edid *edid)
  660. {
  661. if (edid->revision >= 2) {
  662. if (edid->revision >= 4 && (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF))
  663. return LEVEL_CVT;
  664. return LEVEL_GTF;
  665. }
  666. return LEVEL_DMT;
  667. }
  668. /**
  669. * add_standard_modes - get std. modes from EDID and add them
  670. * @edid: EDID block to scan
  671. *
  672. * Standard modes can be calculated using the CVT standard. Grab them from
  673. * @edid, calculate them, and add them to the list.
  674. */
  675. static int add_standard_modes(struct drm_connector *connector, struct edid *edid)
  676. {
  677. struct drm_device *dev = connector->dev;
  678. int i, modes = 0;
  679. int timing_level;
  680. timing_level = standard_timing_level(edid);
  681. for (i = 0; i < EDID_STD_TIMINGS; i++) {
  682. struct std_timing *t = &edid->standard_timings[i];
  683. struct drm_display_mode *newmode;
  684. /* If std timings bytes are 1, 1 it's empty */
  685. if (t->hsize == 1 && t->vfreq_aspect == 1)
  686. continue;
  687. newmode = drm_mode_std(dev, &edid->standard_timings[i],
  688. timing_level);
  689. if (newmode) {
  690. drm_mode_probed_add(connector, newmode);
  691. modes++;
  692. }
  693. }
  694. return modes;
  695. }
  696. /**
  697. * add_detailed_modes - get detailed mode info from EDID data
  698. * @connector: attached connector
  699. * @edid: EDID block to scan
  700. * @quirks: quirks to apply
  701. *
  702. * Some of the detailed timing sections may contain mode information. Grab
  703. * it and add it to the list.
  704. */
  705. static int add_detailed_info(struct drm_connector *connector,
  706. struct edid *edid, u32 quirks)
  707. {
  708. struct drm_device *dev = connector->dev;
  709. int i, j, modes = 0;
  710. int timing_level;
  711. timing_level = standard_timing_level(edid);
  712. for (i = 0; i < EDID_DETAILED_TIMINGS; i++) {
  713. struct detailed_timing *timing = &edid->detailed_timings[i];
  714. struct detailed_non_pixel *data = &timing->data.other_data;
  715. struct drm_display_mode *newmode;
  716. /* X server check is version 1.1 or higher */
  717. if (edid->version == 1 && edid->revision >= 1 &&
  718. !timing->pixel_clock) {
  719. /* Other timing or info */
  720. switch (data->type) {
  721. case EDID_DETAIL_MONITOR_SERIAL:
  722. break;
  723. case EDID_DETAIL_MONITOR_STRING:
  724. break;
  725. case EDID_DETAIL_MONITOR_RANGE:
  726. /* Get monitor range data */
  727. break;
  728. case EDID_DETAIL_MONITOR_NAME:
  729. break;
  730. case EDID_DETAIL_MONITOR_CPDATA:
  731. break;
  732. case EDID_DETAIL_STD_MODES:
  733. /* Five modes per detailed section */
  734. for (j = 0; j < 5; i++) {
  735. struct std_timing *std;
  736. struct drm_display_mode *newmode;
  737. std = &data->data.timings[j];
  738. newmode = drm_mode_std(dev, std,
  739. timing_level);
  740. if (newmode) {
  741. drm_mode_probed_add(connector, newmode);
  742. modes++;
  743. }
  744. }
  745. break;
  746. default:
  747. break;
  748. }
  749. } else {
  750. newmode = drm_mode_detailed(dev, edid, timing, quirks);
  751. if (!newmode)
  752. continue;
  753. /* First detailed mode is preferred */
  754. if (i == 0 && (edid->features & DRM_EDID_FEATURE_PREFERRED_TIMING))
  755. newmode->type |= DRM_MODE_TYPE_PREFERRED;
  756. drm_mode_probed_add(connector, newmode);
  757. modes++;
  758. }
  759. }
  760. return modes;
  761. }
  762. /**
  763. * add_detailed_mode_eedid - get detailed mode info from addtional timing
  764. * EDID block
  765. * @connector: attached connector
  766. * @edid: EDID block to scan(It is only to get addtional timing EDID block)
  767. * @quirks: quirks to apply
  768. *
  769. * Some of the detailed timing sections may contain mode information. Grab
  770. * it and add it to the list.
  771. */
  772. static int add_detailed_info_eedid(struct drm_connector *connector,
  773. struct edid *edid, u32 quirks)
  774. {
  775. struct drm_device *dev = connector->dev;
  776. int i, j, modes = 0;
  777. char *edid_ext = NULL;
  778. struct detailed_timing *timing;
  779. struct detailed_non_pixel *data;
  780. struct drm_display_mode *newmode;
  781. int edid_ext_num;
  782. int start_offset, end_offset;
  783. int timing_level;
  784. if (edid->version == 1 && edid->revision < 3) {
  785. /* If the EDID version is less than 1.3, there is no
  786. * extension EDID.
  787. */
  788. return 0;
  789. }
  790. if (!edid->extensions) {
  791. /* if there is no extension EDID, it is unnecessary to
  792. * parse the E-EDID to get detailed info
  793. */
  794. return 0;
  795. }
  796. /* Chose real EDID extension number */
  797. edid_ext_num = edid->extensions > MAX_EDID_EXT_NUM ?
  798. MAX_EDID_EXT_NUM : edid->extensions;
  799. /* Find CEA extension */
  800. for (i = 0; i < edid_ext_num; i++) {
  801. edid_ext = (char *)edid + EDID_LENGTH * (i + 1);
  802. /* This block is CEA extension */
  803. if (edid_ext[0] == 0x02)
  804. break;
  805. }
  806. if (i == edid_ext_num) {
  807. /* if there is no additional timing EDID block, return */
  808. return 0;
  809. }
  810. /* Get the start offset of detailed timing block */
  811. start_offset = edid_ext[2];
  812. if (start_offset == 0) {
  813. /* If the start_offset is zero, it means that neither detailed
  814. * info nor data block exist. In such case it is also
  815. * unnecessary to parse the detailed timing info.
  816. */
  817. return 0;
  818. }
  819. timing_level = standard_timing_level(edid);
  820. end_offset = EDID_LENGTH;
  821. end_offset -= sizeof(struct detailed_timing);
  822. for (i = start_offset; i < end_offset;
  823. i += sizeof(struct detailed_timing)) {
  824. timing = (struct detailed_timing *)(edid_ext + i);
  825. data = &timing->data.other_data;
  826. /* Detailed mode timing */
  827. if (timing->pixel_clock) {
  828. newmode = drm_mode_detailed(dev, edid, timing, quirks);
  829. if (!newmode)
  830. continue;
  831. drm_mode_probed_add(connector, newmode);
  832. modes++;
  833. continue;
  834. }
  835. /* Other timing or info */
  836. switch (data->type) {
  837. case EDID_DETAIL_MONITOR_SERIAL:
  838. break;
  839. case EDID_DETAIL_MONITOR_STRING:
  840. break;
  841. case EDID_DETAIL_MONITOR_RANGE:
  842. /* Get monitor range data */
  843. break;
  844. case EDID_DETAIL_MONITOR_NAME:
  845. break;
  846. case EDID_DETAIL_MONITOR_CPDATA:
  847. break;
  848. case EDID_DETAIL_STD_MODES:
  849. /* Five modes per detailed section */
  850. for (j = 0; j < 5; i++) {
  851. struct std_timing *std;
  852. struct drm_display_mode *newmode;
  853. std = &data->data.timings[j];
  854. newmode = drm_mode_std(dev, std, timing_level);
  855. if (newmode) {
  856. drm_mode_probed_add(connector, newmode);
  857. modes++;
  858. }
  859. }
  860. break;
  861. default:
  862. break;
  863. }
  864. }
  865. return modes;
  866. }
  867. #define DDC_ADDR 0x50
  868. /**
  869. * Get EDID information via I2C.
  870. *
  871. * \param adapter : i2c device adaptor
  872. * \param buf : EDID data buffer to be filled
  873. * \param len : EDID data buffer length
  874. * \return 0 on success or -1 on failure.
  875. *
  876. * Try to fetch EDID information by calling i2c driver function.
  877. */
  878. int drm_do_probe_ddc_edid(struct i2c_adapter *adapter,
  879. unsigned char *buf, int len)
  880. {
  881. unsigned char start = 0x0;
  882. struct i2c_msg msgs[] = {
  883. {
  884. .addr = DDC_ADDR,
  885. .flags = 0,
  886. .len = 1,
  887. .buf = &start,
  888. }, {
  889. .addr = DDC_ADDR,
  890. .flags = I2C_M_RD,
  891. .len = len,
  892. .buf = buf,
  893. }
  894. };
  895. if (i2c_transfer(adapter, msgs, 2) == 2)
  896. return 0;
  897. dev_info(&adapter->dev, "unable to read EDID block.\n");
  898. return -1;
  899. }
  900. EXPORT_SYMBOL(drm_do_probe_ddc_edid);
  901. static int drm_ddc_read_edid(struct drm_connector *connector,
  902. struct i2c_adapter *adapter,
  903. char *buf, int len)
  904. {
  905. int ret;
  906. ret = drm_do_probe_ddc_edid(adapter, buf, len);
  907. if (ret != 0) {
  908. dev_info(&connector->dev->pdev->dev, "%s: no EDID data\n",
  909. drm_get_connector_name(connector));
  910. goto end;
  911. }
  912. if (!edid_is_valid((struct edid *)buf)) {
  913. dev_warn(&connector->dev->pdev->dev, "%s: EDID invalid.\n",
  914. drm_get_connector_name(connector));
  915. ret = -1;
  916. }
  917. end:
  918. return ret;
  919. }
  920. /**
  921. * drm_get_edid - get EDID data, if available
  922. * @connector: connector we're probing
  923. * @adapter: i2c adapter to use for DDC
  924. *
  925. * Poke the given connector's i2c channel to grab EDID data if possible.
  926. *
  927. * Return edid data or NULL if we couldn't find any.
  928. */
  929. struct edid *drm_get_edid(struct drm_connector *connector,
  930. struct i2c_adapter *adapter)
  931. {
  932. int ret;
  933. struct edid *edid;
  934. edid = kmalloc(EDID_LENGTH * (MAX_EDID_EXT_NUM + 1),
  935. GFP_KERNEL);
  936. if (edid == NULL) {
  937. dev_warn(&connector->dev->pdev->dev,
  938. "Failed to allocate EDID\n");
  939. goto end;
  940. }
  941. /* Read first EDID block */
  942. ret = drm_ddc_read_edid(connector, adapter,
  943. (unsigned char *)edid, EDID_LENGTH);
  944. if (ret != 0)
  945. goto clean_up;
  946. /* There are EDID extensions to be read */
  947. if (edid->extensions != 0) {
  948. int edid_ext_num = edid->extensions;
  949. if (edid_ext_num > MAX_EDID_EXT_NUM) {
  950. dev_warn(&connector->dev->pdev->dev,
  951. "The number of extension(%d) is "
  952. "over max (%d), actually read number (%d)\n",
  953. edid_ext_num, MAX_EDID_EXT_NUM,
  954. MAX_EDID_EXT_NUM);
  955. /* Reset EDID extension number to be read */
  956. edid_ext_num = MAX_EDID_EXT_NUM;
  957. }
  958. /* Read EDID including extensions too */
  959. ret = drm_ddc_read_edid(connector, adapter, (char *)edid,
  960. EDID_LENGTH * (edid_ext_num + 1));
  961. if (ret != 0)
  962. goto clean_up;
  963. }
  964. connector->display_info.raw_edid = (char *)edid;
  965. goto end;
  966. clean_up:
  967. kfree(edid);
  968. edid = NULL;
  969. end:
  970. return edid;
  971. }
  972. EXPORT_SYMBOL(drm_get_edid);
  973. #define HDMI_IDENTIFIER 0x000C03
  974. #define VENDOR_BLOCK 0x03
  975. /**
  976. * drm_detect_hdmi_monitor - detect whether monitor is hdmi.
  977. * @edid: monitor EDID information
  978. *
  979. * Parse the CEA extension according to CEA-861-B.
  980. * Return true if HDMI, false if not or unknown.
  981. */
  982. bool drm_detect_hdmi_monitor(struct edid *edid)
  983. {
  984. char *edid_ext = NULL;
  985. int i, hdmi_id, edid_ext_num;
  986. int start_offset, end_offset;
  987. bool is_hdmi = false;
  988. /* No EDID or EDID extensions */
  989. if (edid == NULL || edid->extensions == 0)
  990. goto end;
  991. /* Chose real EDID extension number */
  992. edid_ext_num = edid->extensions > MAX_EDID_EXT_NUM ?
  993. MAX_EDID_EXT_NUM : edid->extensions;
  994. /* Find CEA extension */
  995. for (i = 0; i < edid_ext_num; i++) {
  996. edid_ext = (char *)edid + EDID_LENGTH * (i + 1);
  997. /* This block is CEA extension */
  998. if (edid_ext[0] == 0x02)
  999. break;
  1000. }
  1001. if (i == edid_ext_num)
  1002. goto end;
  1003. /* Data block offset in CEA extension block */
  1004. start_offset = 4;
  1005. end_offset = edid_ext[2];
  1006. /*
  1007. * Because HDMI identifier is in Vendor Specific Block,
  1008. * search it from all data blocks of CEA extension.
  1009. */
  1010. for (i = start_offset; i < end_offset;
  1011. /* Increased by data block len */
  1012. i += ((edid_ext[i] & 0x1f) + 1)) {
  1013. /* Find vendor specific block */
  1014. if ((edid_ext[i] >> 5) == VENDOR_BLOCK) {
  1015. hdmi_id = edid_ext[i + 1] | (edid_ext[i + 2] << 8) |
  1016. edid_ext[i + 3] << 16;
  1017. /* Find HDMI identifier */
  1018. if (hdmi_id == HDMI_IDENTIFIER)
  1019. is_hdmi = true;
  1020. break;
  1021. }
  1022. }
  1023. end:
  1024. return is_hdmi;
  1025. }
  1026. EXPORT_SYMBOL(drm_detect_hdmi_monitor);
  1027. /**
  1028. * drm_add_edid_modes - add modes from EDID data, if available
  1029. * @connector: connector we're probing
  1030. * @edid: edid data
  1031. *
  1032. * Add the specified modes to the connector's mode list.
  1033. *
  1034. * Return number of modes added or 0 if we couldn't find any.
  1035. */
  1036. int drm_add_edid_modes(struct drm_connector *connector, struct edid *edid)
  1037. {
  1038. int num_modes = 0;
  1039. u32 quirks;
  1040. if (edid == NULL) {
  1041. return 0;
  1042. }
  1043. if (!edid_is_valid(edid)) {
  1044. dev_warn(&connector->dev->pdev->dev, "%s: EDID invalid.\n",
  1045. drm_get_connector_name(connector));
  1046. return 0;
  1047. }
  1048. quirks = edid_get_quirks(edid);
  1049. num_modes += add_established_modes(connector, edid);
  1050. num_modes += add_standard_modes(connector, edid);
  1051. num_modes += add_detailed_info(connector, edid, quirks);
  1052. num_modes += add_detailed_info_eedid(connector, edid, quirks);
  1053. if (quirks & (EDID_QUIRK_PREFER_LARGE_60 | EDID_QUIRK_PREFER_LARGE_75))
  1054. edid_fixup_preferred(connector, quirks);
  1055. connector->display_info.serration_vsync = (edid->input & DRM_EDID_INPUT_SERRATION_VSYNC) ? 1 : 0;
  1056. connector->display_info.sync_on_green = (edid->input & DRM_EDID_INPUT_SYNC_ON_GREEN) ? 1 : 0;
  1057. connector->display_info.composite_sync = (edid->input & DRM_EDID_INPUT_COMPOSITE_SYNC) ? 1 : 0;
  1058. connector->display_info.separate_syncs = (edid->input & DRM_EDID_INPUT_SEPARATE_SYNCS) ? 1 : 0;
  1059. connector->display_info.blank_to_black = (edid->input & DRM_EDID_INPUT_BLANK_TO_BLACK) ? 1 : 0;
  1060. connector->display_info.video_level = (edid->input & DRM_EDID_INPUT_VIDEO_LEVEL) >> 5;
  1061. connector->display_info.digital = (edid->input & DRM_EDID_INPUT_DIGITAL) ? 1 : 0;
  1062. connector->display_info.width_mm = edid->width_cm * 10;
  1063. connector->display_info.height_mm = edid->height_cm * 10;
  1064. connector->display_info.gamma = edid->gamma;
  1065. connector->display_info.gtf_supported = (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF) ? 1 : 0;
  1066. connector->display_info.standard_color = (edid->features & DRM_EDID_FEATURE_STANDARD_COLOR) ? 1 : 0;
  1067. connector->display_info.display_type = (edid->features & DRM_EDID_FEATURE_DISPLAY_TYPE) >> 3;
  1068. connector->display_info.active_off_supported = (edid->features & DRM_EDID_FEATURE_PM_ACTIVE_OFF) ? 1 : 0;
  1069. connector->display_info.suspend_supported = (edid->features & DRM_EDID_FEATURE_PM_SUSPEND) ? 1 : 0;
  1070. connector->display_info.standby_supported = (edid->features & DRM_EDID_FEATURE_PM_STANDBY) ? 1 : 0;
  1071. connector->display_info.gamma = edid->gamma;
  1072. return num_modes;
  1073. }
  1074. EXPORT_SYMBOL(drm_add_edid_modes);