bitops.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460
  1. /*
  2. * bitops.h: Bit string operations on the ppc
  3. */
  4. #ifdef __KERNEL__
  5. #ifndef _PPC_BITOPS_H
  6. #define _PPC_BITOPS_H
  7. #include <linux/config.h>
  8. #include <linux/compiler.h>
  9. #include <asm/byteorder.h>
  10. #include <asm/atomic.h>
  11. /*
  12. * The test_and_*_bit operations are taken to imply a memory barrier
  13. * on SMP systems.
  14. */
  15. #ifdef CONFIG_SMP
  16. #define SMP_WMB "eieio\n"
  17. #define SMP_MB "\nsync"
  18. #else
  19. #define SMP_WMB
  20. #define SMP_MB
  21. #endif /* CONFIG_SMP */
  22. static __inline__ void set_bit(int nr, volatile unsigned long * addr)
  23. {
  24. unsigned long old;
  25. unsigned long mask = 1 << (nr & 0x1f);
  26. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  27. __asm__ __volatile__("\n\
  28. 1: lwarx %0,0,%3 \n\
  29. or %0,%0,%2 \n"
  30. PPC405_ERR77(0,%3)
  31. " stwcx. %0,0,%3 \n\
  32. bne- 1b"
  33. : "=&r" (old), "=m" (*p)
  34. : "r" (mask), "r" (p), "m" (*p)
  35. : "cc" );
  36. }
  37. /*
  38. * non-atomic version
  39. */
  40. static __inline__ void __set_bit(int nr, volatile unsigned long *addr)
  41. {
  42. unsigned long mask = 1 << (nr & 0x1f);
  43. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  44. *p |= mask;
  45. }
  46. /*
  47. * clear_bit doesn't imply a memory barrier
  48. */
  49. #define smp_mb__before_clear_bit() smp_mb()
  50. #define smp_mb__after_clear_bit() smp_mb()
  51. static __inline__ void clear_bit(int nr, volatile unsigned long *addr)
  52. {
  53. unsigned long old;
  54. unsigned long mask = 1 << (nr & 0x1f);
  55. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  56. __asm__ __volatile__("\n\
  57. 1: lwarx %0,0,%3 \n\
  58. andc %0,%0,%2 \n"
  59. PPC405_ERR77(0,%3)
  60. " stwcx. %0,0,%3 \n\
  61. bne- 1b"
  62. : "=&r" (old), "=m" (*p)
  63. : "r" (mask), "r" (p), "m" (*p)
  64. : "cc");
  65. }
  66. /*
  67. * non-atomic version
  68. */
  69. static __inline__ void __clear_bit(int nr, volatile unsigned long *addr)
  70. {
  71. unsigned long mask = 1 << (nr & 0x1f);
  72. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  73. *p &= ~mask;
  74. }
  75. static __inline__ void change_bit(int nr, volatile unsigned long *addr)
  76. {
  77. unsigned long old;
  78. unsigned long mask = 1 << (nr & 0x1f);
  79. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  80. __asm__ __volatile__("\n\
  81. 1: lwarx %0,0,%3 \n\
  82. xor %0,%0,%2 \n"
  83. PPC405_ERR77(0,%3)
  84. " stwcx. %0,0,%3 \n\
  85. bne- 1b"
  86. : "=&r" (old), "=m" (*p)
  87. : "r" (mask), "r" (p), "m" (*p)
  88. : "cc");
  89. }
  90. /*
  91. * non-atomic version
  92. */
  93. static __inline__ void __change_bit(int nr, volatile unsigned long *addr)
  94. {
  95. unsigned long mask = 1 << (nr & 0x1f);
  96. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  97. *p ^= mask;
  98. }
  99. /*
  100. * test_and_*_bit do imply a memory barrier (?)
  101. */
  102. static __inline__ int test_and_set_bit(int nr, volatile unsigned long *addr)
  103. {
  104. unsigned int old, t;
  105. unsigned int mask = 1 << (nr & 0x1f);
  106. volatile unsigned int *p = ((volatile unsigned int *)addr) + (nr >> 5);
  107. __asm__ __volatile__(SMP_WMB "\n\
  108. 1: lwarx %0,0,%4 \n\
  109. or %1,%0,%3 \n"
  110. PPC405_ERR77(0,%4)
  111. " stwcx. %1,0,%4 \n\
  112. bne 1b"
  113. SMP_MB
  114. : "=&r" (old), "=&r" (t), "=m" (*p)
  115. : "r" (mask), "r" (p), "m" (*p)
  116. : "cc", "memory");
  117. return (old & mask) != 0;
  118. }
  119. /*
  120. * non-atomic version
  121. */
  122. static __inline__ int __test_and_set_bit(int nr, volatile unsigned long *addr)
  123. {
  124. unsigned long mask = 1 << (nr & 0x1f);
  125. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  126. unsigned long old = *p;
  127. *p = old | mask;
  128. return (old & mask) != 0;
  129. }
  130. static __inline__ int test_and_clear_bit(int nr, volatile unsigned long *addr)
  131. {
  132. unsigned int old, t;
  133. unsigned int mask = 1 << (nr & 0x1f);
  134. volatile unsigned int *p = ((volatile unsigned int *)addr) + (nr >> 5);
  135. __asm__ __volatile__(SMP_WMB "\n\
  136. 1: lwarx %0,0,%4 \n\
  137. andc %1,%0,%3 \n"
  138. PPC405_ERR77(0,%4)
  139. " stwcx. %1,0,%4 \n\
  140. bne 1b"
  141. SMP_MB
  142. : "=&r" (old), "=&r" (t), "=m" (*p)
  143. : "r" (mask), "r" (p), "m" (*p)
  144. : "cc", "memory");
  145. return (old & mask) != 0;
  146. }
  147. /*
  148. * non-atomic version
  149. */
  150. static __inline__ int __test_and_clear_bit(int nr, volatile unsigned long *addr)
  151. {
  152. unsigned long mask = 1 << (nr & 0x1f);
  153. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  154. unsigned long old = *p;
  155. *p = old & ~mask;
  156. return (old & mask) != 0;
  157. }
  158. static __inline__ int test_and_change_bit(int nr, volatile unsigned long *addr)
  159. {
  160. unsigned int old, t;
  161. unsigned int mask = 1 << (nr & 0x1f);
  162. volatile unsigned int *p = ((volatile unsigned int *)addr) + (nr >> 5);
  163. __asm__ __volatile__(SMP_WMB "\n\
  164. 1: lwarx %0,0,%4 \n\
  165. xor %1,%0,%3 \n"
  166. PPC405_ERR77(0,%4)
  167. " stwcx. %1,0,%4 \n\
  168. bne 1b"
  169. SMP_MB
  170. : "=&r" (old), "=&r" (t), "=m" (*p)
  171. : "r" (mask), "r" (p), "m" (*p)
  172. : "cc", "memory");
  173. return (old & mask) != 0;
  174. }
  175. /*
  176. * non-atomic version
  177. */
  178. static __inline__ int __test_and_change_bit(int nr, volatile unsigned long *addr)
  179. {
  180. unsigned long mask = 1 << (nr & 0x1f);
  181. unsigned long *p = ((unsigned long *)addr) + (nr >> 5);
  182. unsigned long old = *p;
  183. *p = old ^ mask;
  184. return (old & mask) != 0;
  185. }
  186. static __inline__ int test_bit(int nr, __const__ volatile unsigned long *addr)
  187. {
  188. return ((addr[nr >> 5] >> (nr & 0x1f)) & 1) != 0;
  189. }
  190. /* Return the bit position of the most significant 1 bit in a word */
  191. static __inline__ int __ilog2(unsigned long x)
  192. {
  193. int lz;
  194. asm ("cntlzw %0,%1" : "=r" (lz) : "r" (x));
  195. return 31 - lz;
  196. }
  197. static __inline__ int ffz(unsigned long x)
  198. {
  199. if ((x = ~x) == 0)
  200. return 32;
  201. return __ilog2(x & -x);
  202. }
  203. static inline int __ffs(unsigned long x)
  204. {
  205. return __ilog2(x & -x);
  206. }
  207. /*
  208. * ffs: find first bit set. This is defined the same way as
  209. * the libc and compiler builtin ffs routines, therefore
  210. * differs in spirit from the above ffz (man ffs).
  211. */
  212. static __inline__ int ffs(int x)
  213. {
  214. return __ilog2(x & -x) + 1;
  215. }
  216. /*
  217. * fls: find last (most-significant) bit set.
  218. * Note fls(0) = 0, fls(1) = 1, fls(0x80000000) = 32.
  219. */
  220. static __inline__ int fls(unsigned int x)
  221. {
  222. int lz;
  223. asm ("cntlzw %0,%1" : "=r" (lz) : "r" (x));
  224. return 32 - lz;
  225. }
  226. /*
  227. * hweightN: returns the hamming weight (i.e. the number
  228. * of bits set) of a N-bit word
  229. */
  230. #define hweight32(x) generic_hweight32(x)
  231. #define hweight16(x) generic_hweight16(x)
  232. #define hweight8(x) generic_hweight8(x)
  233. /*
  234. * Find the first bit set in a 140-bit bitmap.
  235. * The first 100 bits are unlikely to be set.
  236. */
  237. static inline int sched_find_first_bit(const unsigned long *b)
  238. {
  239. if (unlikely(b[0]))
  240. return __ffs(b[0]);
  241. if (unlikely(b[1]))
  242. return __ffs(b[1]) + 32;
  243. if (unlikely(b[2]))
  244. return __ffs(b[2]) + 64;
  245. if (b[3])
  246. return __ffs(b[3]) + 96;
  247. return __ffs(b[4]) + 128;
  248. }
  249. /**
  250. * find_next_bit - find the next set bit in a memory region
  251. * @addr: The address to base the search on
  252. * @offset: The bitnumber to start searching at
  253. * @size: The maximum size to search
  254. */
  255. static __inline__ unsigned long find_next_bit(const unsigned long *addr,
  256. unsigned long size, unsigned long offset)
  257. {
  258. unsigned int *p = ((unsigned int *) addr) + (offset >> 5);
  259. unsigned int result = offset & ~31UL;
  260. unsigned int tmp;
  261. if (offset >= size)
  262. return size;
  263. size -= result;
  264. offset &= 31UL;
  265. if (offset) {
  266. tmp = *p++;
  267. tmp &= ~0UL << offset;
  268. if (size < 32)
  269. goto found_first;
  270. if (tmp)
  271. goto found_middle;
  272. size -= 32;
  273. result += 32;
  274. }
  275. while (size >= 32) {
  276. if ((tmp = *p++) != 0)
  277. goto found_middle;
  278. result += 32;
  279. size -= 32;
  280. }
  281. if (!size)
  282. return result;
  283. tmp = *p;
  284. found_first:
  285. tmp &= ~0UL >> (32 - size);
  286. if (tmp == 0UL) /* Are any bits set? */
  287. return result + size; /* Nope. */
  288. found_middle:
  289. return result + __ffs(tmp);
  290. }
  291. /**
  292. * find_first_bit - find the first set bit in a memory region
  293. * @addr: The address to start the search at
  294. * @size: The maximum size to search
  295. *
  296. * Returns the bit-number of the first set bit, not the number of the byte
  297. * containing a bit.
  298. */
  299. #define find_first_bit(addr, size) \
  300. find_next_bit((addr), (size), 0)
  301. /*
  302. * This implementation of find_{first,next}_zero_bit was stolen from
  303. * Linus' asm-alpha/bitops.h.
  304. */
  305. #define find_first_zero_bit(addr, size) \
  306. find_next_zero_bit((addr), (size), 0)
  307. static __inline__ unsigned long find_next_zero_bit(const unsigned long *addr,
  308. unsigned long size, unsigned long offset)
  309. {
  310. unsigned int * p = ((unsigned int *) addr) + (offset >> 5);
  311. unsigned int result = offset & ~31UL;
  312. unsigned int tmp;
  313. if (offset >= size)
  314. return size;
  315. size -= result;
  316. offset &= 31UL;
  317. if (offset) {
  318. tmp = *p++;
  319. tmp |= ~0UL >> (32-offset);
  320. if (size < 32)
  321. goto found_first;
  322. if (tmp != ~0U)
  323. goto found_middle;
  324. size -= 32;
  325. result += 32;
  326. }
  327. while (size >= 32) {
  328. if ((tmp = *p++) != ~0U)
  329. goto found_middle;
  330. result += 32;
  331. size -= 32;
  332. }
  333. if (!size)
  334. return result;
  335. tmp = *p;
  336. found_first:
  337. tmp |= ~0UL << size;
  338. if (tmp == ~0UL) /* Are any bits zero? */
  339. return result + size; /* Nope. */
  340. found_middle:
  341. return result + ffz(tmp);
  342. }
  343. #define ext2_set_bit(nr, addr) __test_and_set_bit((nr) ^ 0x18, (unsigned long *)(addr))
  344. #define ext2_set_bit_atomic(lock, nr, addr) test_and_set_bit((nr) ^ 0x18, (unsigned long *)(addr))
  345. #define ext2_clear_bit(nr, addr) __test_and_clear_bit((nr) ^ 0x18, (unsigned long *)(addr))
  346. #define ext2_clear_bit_atomic(lock, nr, addr) test_and_clear_bit((nr) ^ 0x18, (unsigned long *)(addr))
  347. static __inline__ int ext2_test_bit(int nr, __const__ void * addr)
  348. {
  349. __const__ unsigned char *ADDR = (__const__ unsigned char *) addr;
  350. return (ADDR[nr >> 3] >> (nr & 7)) & 1;
  351. }
  352. /*
  353. * This implementation of ext2_find_{first,next}_zero_bit was stolen from
  354. * Linus' asm-alpha/bitops.h and modified for a big-endian machine.
  355. */
  356. #define ext2_find_first_zero_bit(addr, size) \
  357. ext2_find_next_zero_bit((addr), (size), 0)
  358. static __inline__ unsigned long ext2_find_next_zero_bit(const void *addr,
  359. unsigned long size, unsigned long offset)
  360. {
  361. unsigned int *p = ((unsigned int *) addr) + (offset >> 5);
  362. unsigned int result = offset & ~31UL;
  363. unsigned int tmp;
  364. if (offset >= size)
  365. return size;
  366. size -= result;
  367. offset &= 31UL;
  368. if (offset) {
  369. tmp = cpu_to_le32p(p++);
  370. tmp |= ~0UL >> (32-offset);
  371. if (size < 32)
  372. goto found_first;
  373. if (tmp != ~0U)
  374. goto found_middle;
  375. size -= 32;
  376. result += 32;
  377. }
  378. while (size >= 32) {
  379. if ((tmp = cpu_to_le32p(p++)) != ~0U)
  380. goto found_middle;
  381. result += 32;
  382. size -= 32;
  383. }
  384. if (!size)
  385. return result;
  386. tmp = cpu_to_le32p(p);
  387. found_first:
  388. tmp |= ~0U << size;
  389. if (tmp == ~0UL) /* Are any bits zero? */
  390. return result + size; /* Nope. */
  391. found_middle:
  392. return result + ffz(tmp);
  393. }
  394. /* Bitmap functions for the minix filesystem. */
  395. #define minix_test_and_set_bit(nr,addr) ext2_set_bit(nr,addr)
  396. #define minix_set_bit(nr,addr) ((void)ext2_set_bit(nr,addr))
  397. #define minix_test_and_clear_bit(nr,addr) ext2_clear_bit(nr,addr)
  398. #define minix_test_bit(nr,addr) ext2_test_bit(nr,addr)
  399. #define minix_find_first_zero_bit(addr,size) ext2_find_first_zero_bit(addr,size)
  400. #endif /* _PPC_BITOPS_H */
  401. #endif /* __KERNEL__ */